/openbmc/u-boot/doc/ |
H A D | README.mpc85xxcds | d9b94f28a442b0013caef99de084d7b72e2d4607 Mon Jul 25 14:05:07 CDT 2005 Jon Loeliger <jdl@freescale.com> * Patch by Jon Loeliger, 2005-05-05 Implemented support for MPC8548CDS board. Added DDR II support based on SPD values for MPC85xx boards. This roll-up patch also includes bugfies for the previously published patches: DDRII CPO, pre eTSEC, 8548 LBIU, Andy's TSEC, eTSEC 3&4 I/O
|
/openbmc/u-boot/include/ |
H A D | spd.h | d9b94f28a442b0013caef99de084d7b72e2d4607 Mon Jul 25 14:05:07 CDT 2005 Jon Loeliger <jdl@freescale.com> * Patch by Jon Loeliger, 2005-05-05 Implemented support for MPC8548CDS board. Added DDR II support based on SPD values for MPC85xx boards. This roll-up patch also includes bugfies for the previously published patches: DDRII CPO, pre eTSEC, 8548 LBIU, Andy's TSEC, eTSEC 3&4 I/O
|
/openbmc/u-boot/include/configs/ |
H A D | MPC8540ADS.h | d9b94f28a442b0013caef99de084d7b72e2d4607 Mon Jul 25 14:05:07 CDT 2005 Jon Loeliger <jdl@freescale.com> * Patch by Jon Loeliger, 2005-05-05 Implemented support for MPC8548CDS board. Added DDR II support based on SPD values for MPC85xx boards. This roll-up patch also includes bugfies for the previously published patches: DDRII CPO, pre eTSEC, 8548 LBIU, Andy's TSEC, eTSEC 3&4 I/O
|
H A D | MPC8541CDS.h | d9b94f28a442b0013caef99de084d7b72e2d4607 Mon Jul 25 14:05:07 CDT 2005 Jon Loeliger <jdl@freescale.com> * Patch by Jon Loeliger, 2005-05-05 Implemented support for MPC8548CDS board. Added DDR II support based on SPD values for MPC85xx boards. This roll-up patch also includes bugfies for the previously published patches: DDRII CPO, pre eTSEC, 8548 LBIU, Andy's TSEC, eTSEC 3&4 I/O
|
H A D | MPC8555CDS.h | d9b94f28a442b0013caef99de084d7b72e2d4607 Mon Jul 25 14:05:07 CDT 2005 Jon Loeliger <jdl@freescale.com> * Patch by Jon Loeliger, 2005-05-05 Implemented support for MPC8548CDS board. Added DDR II support based on SPD values for MPC85xx boards. This roll-up patch also includes bugfies for the previously published patches: DDRII CPO, pre eTSEC, 8548 LBIU, Andy's TSEC, eTSEC 3&4 I/O
|
H A D | MPC8560ADS.h | d9b94f28a442b0013caef99de084d7b72e2d4607 Mon Jul 25 14:05:07 CDT 2005 Jon Loeliger <jdl@freescale.com> * Patch by Jon Loeliger, 2005-05-05 Implemented support for MPC8548CDS board. Added DDR II support based on SPD values for MPC85xx boards. This roll-up patch also includes bugfies for the previously published patches: DDRII CPO, pre eTSEC, 8548 LBIU, Andy's TSEC, eTSEC 3&4 I/O
|
H A D | MPC8548CDS.h | d9b94f28a442b0013caef99de084d7b72e2d4607 Mon Jul 25 14:05:07 CDT 2005 Jon Loeliger <jdl@freescale.com> * Patch by Jon Loeliger, 2005-05-05 Implemented support for MPC8548CDS board. Added DDR II support based on SPD values for MPC85xx boards. This roll-up patch also includes bugfies for the previously published patches: DDRII CPO, pre eTSEC, 8548 LBIU, Andy's TSEC, eTSEC 3&4 I/O
|
/openbmc/u-boot/ |
H A D | Makefile | d9b94f28a442b0013caef99de084d7b72e2d4607 Mon Jul 25 14:05:07 CDT 2005 Jon Loeliger <jdl@freescale.com> * Patch by Jon Loeliger, 2005-05-05 Implemented support for MPC8548CDS board. Added DDR II support based on SPD values for MPC85xx boards. This roll-up patch also includes bugfies for the previously published patches: DDRII CPO, pre eTSEC, 8548 LBIU, Andy's TSEC, eTSEC 3&4 I/O
|