Home
last modified time | relevance | path

Searched hist:c0fc1e21 (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/drivers/clk/
H A Dclk_meson.hc0fc1e21 Thu Jun 14 06:43:39 CDT 2018 Beniamino Galvani <b.galvani@gmail.com> clk: add Amlogic meson clock driver

Introduce a basic clock driver for Amlogic Meson SoCs which supports
enabling/disabling clock gates and getting their frequency.

Signed-off-by: Beniamino Galvani <b.galvani@gmail.com>
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
H A Dclk_meson.cc0fc1e21 Thu Jun 14 06:43:39 CDT 2018 Beniamino Galvani <b.galvani@gmail.com> clk: add Amlogic meson clock driver

Introduce a basic clock driver for Amlogic Meson SoCs which supports
enabling/disabling clock gates and getting their frequency.

Signed-off-by: Beniamino Galvani <b.galvani@gmail.com>
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
H A DMakefilec0fc1e21 Thu Jun 14 06:43:39 CDT 2018 Beniamino Galvani <b.galvani@gmail.com> clk: add Amlogic meson clock driver

Introduce a basic clock driver for Amlogic Meson SoCs which supports
enabling/disabling clock gates and getting their frequency.

Signed-off-by: Beniamino Galvani <b.galvani@gmail.com>
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
/openbmc/u-boot/arch/arm/mach-meson/
H A DKconfigc0fc1e21 Thu Jun 14 06:43:39 CDT 2018 Beniamino Galvani <b.galvani@gmail.com> clk: add Amlogic meson clock driver

Introduce a basic clock driver for Amlogic Meson SoCs which supports
enabling/disabling clock gates and getting their frequency.

Signed-off-by: Beniamino Galvani <b.galvani@gmail.com>
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>