Home
last modified time | relevance | path

Searched hist:adbb3df0 (Results 1 – 1 of 1) sorted by relevance

/openbmc/qemu/tests/tcg/xtensa/
H A Dtest_lsc.Sadbb3df0 Sat Jul 04 20:57:12 CDT 2020 Max Filippov <jcmvbkbc@gmail.com> tests/tcg/xtensa: update test_lsc for DFPU

DFPU doesn't have pre-increment FP load/store opcodes, it has
post-increment opcodes instead. Test increment opcodes present in the
current config.

Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>