Searched hist:"9 c796d50" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/qemu/hw/misc/ |
| H A D | stm32l4x5_rcc.c | 9c796d50 Sun Mar 03 08:06:40 CST 2024 Arnaud Minier <arnaud.minier@telecom-paris.fr> hw/misc/stm32l4x5_rcc: Handle Register Updates
Update the RCC state and propagate frequency changes when writing to the
RCC registers. Currently, ICSCR, CIER, the reset registers and the stop
mode registers are not implemented.
Some fields have not been implemented due to uncertainty about
how to handle them (Like the clock security system or bypassing
mecanisms).
Signed-off-by: Arnaud Minier <arnaud.minier@telecom-paris.fr>
Signed-off-by: Inès Varhol <ines.varhol@telecom-paris.fr>
Message-id: 20240303140643.81957-6-arnaud.minier@telecom-paris.fr
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
|