Searched hist:"90 b16d14" (Results 1 – 5 of 5) sorted by relevance
| /openbmc/u-boot/arch/x86/cpu/ivybridge/ |
| H A D | lpc.c | 90b16d14 Thu Mar 26 10:29:29 CDT 2015 Simon Glass <sjg@chromium.org> x86: chromebook_link: dts: Add PCH and LPC devices
The PCH (Platform Controller Hub) is on the PCI bus, so show it as such.
The LPC (Low Pin Count) and SPI bus are inside the PCH, so put these in the
right place also.
Rename the compatible strings to be more descriptive since this board is the
only user. Once we are using driver model fully on x86, these will be
dropped.
Signed-off-by: Simon Glass <sjg@chromium.org>
|
| H A D | cpu.c | 90b16d14 Thu Mar 26 10:29:29 CDT 2015 Simon Glass <sjg@chromium.org> x86: chromebook_link: dts: Add PCH and LPC devices
The PCH (Platform Controller Hub) is on the PCI bus, so show it as such.
The LPC (Low Pin Count) and SPI bus are inside the PCH, so put these in the
right place also.
Rename the compatible strings to be more descriptive since this board is the
only user. Once we are using driver model fully on x86, these will be
dropped.
Signed-off-by: Simon Glass <sjg@chromium.org>
|
| /openbmc/u-boot/arch/x86/dts/ |
| H A D | chromebook_link.dts | 90b16d14 Thu Mar 26 10:29:29 CDT 2015 Simon Glass <sjg@chromium.org> x86: chromebook_link: dts: Add PCH and LPC devices
The PCH (Platform Controller Hub) is on the PCI bus, so show it as such.
The LPC (Low Pin Count) and SPI bus are inside the PCH, so put these in the
right place also.
Rename the compatible strings to be more descriptive since this board is the
only user. Once we are using driver model fully on x86, these will be
dropped.
Signed-off-by: Simon Glass <sjg@chromium.org>
|
| /openbmc/u-boot/include/ |
| H A D | fdtdec.h | 90b16d14 Thu Mar 26 10:29:29 CDT 2015 Simon Glass <sjg@chromium.org> x86: chromebook_link: dts: Add PCH and LPC devices
The PCH (Platform Controller Hub) is on the PCI bus, so show it as such.
The LPC (Low Pin Count) and SPI bus are inside the PCH, so put these in the
right place also.
Rename the compatible strings to be more descriptive since this board is the
only user. Once we are using driver model fully on x86, these will be
dropped.
Signed-off-by: Simon Glass <sjg@chromium.org>
|
| /openbmc/u-boot/lib/ |
| H A D | fdtdec.c | 90b16d14 Thu Mar 26 10:29:29 CDT 2015 Simon Glass <sjg@chromium.org> x86: chromebook_link: dts: Add PCH and LPC devices
The PCH (Platform Controller Hub) is on the PCI bus, so show it as such.
The LPC (Low Pin Count) and SPI bus are inside the PCH, so put these in the
right place also.
Rename the compatible strings to be more descriptive since this board is the
only user. Once we are using driver model fully on x86, these will be
dropped.
Signed-off-by: Simon Glass <sjg@chromium.org>
|