Home
last modified time | relevance | path

Searched hist:"899 f8095" (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/clk/tegra/
H A Dclk-tegra-periph.c899f8095 Tue Oct 03 18:02:38 CDT 2017 Dmitry Osipenko <digetx@gmail.com> clk: tegra: Add AHB DMA clock entry

AHB DMA engine presents on Tegra20/30. Add missing clock entries, so that
driver for the AHB DMA controller could be implemented.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
899f8095 Tue Oct 03 18:02:38 CDT 2017 Dmitry Osipenko <digetx@gmail.com> clk: tegra: Add AHB DMA clock entry

AHB DMA engine presents on Tegra20/30. Add missing clock entries, so that
driver for the AHB DMA controller could be implemented.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Dclk-id.h899f8095 Tue Oct 03 18:02:38 CDT 2017 Dmitry Osipenko <digetx@gmail.com> clk: tegra: Add AHB DMA clock entry

AHB DMA engine presents on Tegra20/30. Add missing clock entries, so that
driver for the AHB DMA controller could be implemented.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
899f8095 Tue Oct 03 18:02:38 CDT 2017 Dmitry Osipenko <digetx@gmail.com> clk: tegra: Add AHB DMA clock entry

AHB DMA engine presents on Tegra20/30. Add missing clock entries, so that
driver for the AHB DMA controller could be implemented.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Dclk-tegra20.c899f8095 Tue Oct 03 18:02:38 CDT 2017 Dmitry Osipenko <digetx@gmail.com> clk: tegra: Add AHB DMA clock entry

AHB DMA engine presents on Tegra20/30. Add missing clock entries, so that
driver for the AHB DMA controller could be implemented.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
899f8095 Tue Oct 03 18:02:38 CDT 2017 Dmitry Osipenko <digetx@gmail.com> clk: tegra: Add AHB DMA clock entry

AHB DMA engine presents on Tegra20/30. Add missing clock entries, so that
driver for the AHB DMA controller could be implemented.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
H A Dclk-tegra30.c899f8095 Tue Oct 03 18:02:38 CDT 2017 Dmitry Osipenko <digetx@gmail.com> clk: tegra: Add AHB DMA clock entry

AHB DMA engine presents on Tegra20/30. Add missing clock entries, so that
driver for the AHB DMA controller could be implemented.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
899f8095 Tue Oct 03 18:02:38 CDT 2017 Dmitry Osipenko <digetx@gmail.com> clk: tegra: Add AHB DMA clock entry

AHB DMA engine presents on Tegra20/30. Add missing clock entries, so that
driver for the AHB DMA controller could be implemented.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>