Searched hist:"7 dd48e96" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/arch/riscv/boot/dts/renesas/ |
| H A D | rzfive-smarc-som.dtsi | 7dd48e96 Mon Jan 02 16:27:08 CST 2023 Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> riscv: dts: renesas: rzfive-smarc-som: Drop PHY interrupt support for ETH{0,1}
IRQC support for RZ/Five is still missing so drop the interrupts and
interrupt-parent properties from the PHY nodes of ETH{0,1}.
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230102222708.274369-1-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
|