Searched hist:"7 ac853ba" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/arch/arm64/boot/dts/nvidia/ |
| H A D | tegra194.dtsi | 7ac853ba Wed Mar 16 04:44:45 CDT 2022 Aniruddha Rao <anrao@nvidia.com> arm64: tegra: Update SDMMC1/3 clock source for Tegra194
The default parent for SDMMC1/3 clock sources can provide maximum frequency
of 136MHz for SDR104 mode.
Update parent clock source for SDMMC1/SDMMC3 instances
to increase the output clock frequency to 195MHz and improve the perf.
Signed-off-by: Aniruddha Rao <anrao@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
|