Home
last modified time | relevance | path

Searched hist:"77 f9b1fb" (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/arch/x86/cpu/ivybridge/
H A DMakefile77f9b1fb Wed Nov 12 23:42:21 CST 2014 Simon Glass <sjg@chromium.org> x86: ivybridge: Perform Intel microcode update on boot

Microcode updates are stored in the device tree. Work through these and
apply any that are needed.

Signed-off-by: Simon Glass <sjg@chromium.org>
H A Dcpu.c77f9b1fb Wed Nov 12 23:42:21 CST 2014 Simon Glass <sjg@chromium.org> x86: ivybridge: Perform Intel microcode update on boot

Microcode updates are stored in the device tree. Work through these and
apply any that are needed.

Signed-off-by: Simon Glass <sjg@chromium.org>
/openbmc/u-boot/include/
H A Dfdtdec.h77f9b1fb Wed Nov 12 23:42:21 CST 2014 Simon Glass <sjg@chromium.org> x86: ivybridge: Perform Intel microcode update on boot

Microcode updates are stored in the device tree. Work through these and
apply any that are needed.

Signed-off-by: Simon Glass <sjg@chromium.org>
/openbmc/u-boot/lib/
H A Dfdtdec.c77f9b1fb Wed Nov 12 23:42:21 CST 2014 Simon Glass <sjg@chromium.org> x86: ivybridge: Perform Intel microcode update on boot

Microcode updates are stored in the device tree. Work through these and
apply any that are needed.

Signed-off-by: Simon Glass <sjg@chromium.org>