Searched hist:"6 c9da387" (Results 1 – 4 of 4) sorted by relevance
/openbmc/linux/drivers/clk/hisilicon/ |
H A D | clk-hi3519.c | 6c9da387 Sat Apr 23 02:40:30 CDT 2016 Jiancheng Xue <xuejiancheng@hisilicon.com> clk: hisilicon: add CRG driver for hi3519 soc
The CRG(Clock and Reset Generator) block provides clock and reset signals for other modules in hi3519 soc.
Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> 6c9da387 Sat Apr 23 02:40:30 CDT 2016 Jiancheng Xue <xuejiancheng@hisilicon.com> clk: hisilicon: add CRG driver for hi3519 soc The CRG(Clock and Reset Generator) block provides clock and reset signals for other modules in hi3519 soc. Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
|
H A D | Kconfig | 6c9da387 Sat Apr 23 02:40:30 CDT 2016 Jiancheng Xue <xuejiancheng@hisilicon.com> clk: hisilicon: add CRG driver for hi3519 soc
The CRG(Clock and Reset Generator) block provides clock and reset signals for other modules in hi3519 soc.
Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> 6c9da387 Sat Apr 23 02:40:30 CDT 2016 Jiancheng Xue <xuejiancheng@hisilicon.com> clk: hisilicon: add CRG driver for hi3519 soc The CRG(Clock and Reset Generator) block provides clock and reset signals for other modules in hi3519 soc. Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
|
H A D | Makefile | 6c9da387 Sat Apr 23 02:40:30 CDT 2016 Jiancheng Xue <xuejiancheng@hisilicon.com> clk: hisilicon: add CRG driver for hi3519 soc
The CRG(Clock and Reset Generator) block provides clock and reset signals for other modules in hi3519 soc.
Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> 6c9da387 Sat Apr 23 02:40:30 CDT 2016 Jiancheng Xue <xuejiancheng@hisilicon.com> clk: hisilicon: add CRG driver for hi3519 soc The CRG(Clock and Reset Generator) block provides clock and reset signals for other modules in hi3519 soc. Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
|
/openbmc/linux/include/dt-bindings/clock/ |
H A D | hi3519-clock.h | 6c9da387 Sat Apr 23 02:40:30 CDT 2016 Jiancheng Xue <xuejiancheng@hisilicon.com> clk: hisilicon: add CRG driver for hi3519 soc
The CRG(Clock and Reset Generator) block provides clock and reset signals for other modules in hi3519 soc.
Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> 6c9da387 Sat Apr 23 02:40:30 CDT 2016 Jiancheng Xue <xuejiancheng@hisilicon.com> clk: hisilicon: add CRG driver for hi3519 soc The CRG(Clock and Reset Generator) block provides clock and reset signals for other modules in hi3519 soc. Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
|