Searched hist:69027599 (Results 1 – 1 of 1) sorted by relevance
| /openbmc/qemu/hw/intc/ |
| H A D | loongson_liointc.c | 69027599 Mon Jan 11 19:25:27 CST 2021 Jiaxun Yang <jiaxun.yang@flygoat.com> hw/intc/loongson_liointc: Fix per core ISR handling
Per core ISR is a set of 32-bit registers spaced by 8 bytes.
This patch fixed calculation of it's size and also added check
of alignment at reading & writing.
Fixes: Coverity CID 1438965 and CID 1438967
Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Reviewed-by: Huacai Chen <chenhuacai@kernel.org>
Message-Id: <20210112012527.28927-1-jiaxun.yang@flygoat.com>
[PMD: Added Coverity CID]
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
|