Searched hist:"645 d843c" (Results 1 – 2 of 2) sorted by relevance
/openbmc/qemu/target/ppc/ |
H A D | cpu_init.c | 645d843c Fri Jan 28 06:15:03 CST 2022 Fabiano Rosas <farosas@linux.ibm.com> target/ppc: 405: Rename MSR_POW to MSR_WE
Bit 13 is the Wait State Enable bit. Give it its proper name.
As far as I can see we don't do anything with MSR_POW for the 405, so this change has no effect.
Suggested-by: David Gibson <david@gibson.dropbear.id.au> Signed-off-by: Fabiano Rosas <farosas@linux.ibm.com> Reviewed-by: Cédric Le Goater <clg@kaod.org> Message-Id: <20220118184448.852996-2-farosas@linux.ibm.com> Signed-off-by: Cédric Le Goater <clg@kaod.org>
|
H A D | cpu.h | 645d843c Fri Jan 28 06:15:03 CST 2022 Fabiano Rosas <farosas@linux.ibm.com> target/ppc: 405: Rename MSR_POW to MSR_WE
Bit 13 is the Wait State Enable bit. Give it its proper name.
As far as I can see we don't do anything with MSR_POW for the 405, so this change has no effect.
Suggested-by: David Gibson <david@gibson.dropbear.id.au> Signed-off-by: Fabiano Rosas <farosas@linux.ibm.com> Reviewed-by: Cédric Le Goater <clg@kaod.org> Message-Id: <20220118184448.852996-2-farosas@linux.ibm.com> Signed-off-by: Cédric Le Goater <clg@kaod.org>
|