Searched hist:"4996 b128" (Results 1 – 2 of 2) sorted by relevance
/openbmc/qemu/include/hw/riscv/ |
H A D | spike.h | 4996b128 Mon Mar 05 00:20:53 CST 2018 Michael Clark <mjc@sifive.com> RISC-V: Make some header guards more specific Cc: Sagar Karandikar <sagark@eecs.berkeley.edu> Cc: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Signed-off-by: Michael Clark <mjc@sifive.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
|
H A D | virt.h | 4996b128 Mon Mar 05 00:20:53 CST 2018 Michael Clark <mjc@sifive.com> RISC-V: Make some header guards more specific Cc: Sagar Karandikar <sagark@eecs.berkeley.edu> Cc: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Signed-off-by: Michael Clark <mjc@sifive.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
|