Searched hist:"40496 c8e" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/arch/x86/include/asm/ |
| H A D | msr-index.h | 40496c8e Sat Jan 07 22:21:18 CST 2017 Len Brown <len.brown@intel.com> x86: msr-index.h: Define MSR_PKG_CST_CONFIG_CONTROL
define MSR_PKG_CST_CONFIG_CONTROL (0xE2),
which is the string used by Intel Documentation.
We use this MSR in intel_idle and turbostat by a previous name,
to be updated in the next patch.
Cc: x86@kernel.org
Signed-off-by: Len Brown <len.brown@intel.com>
40496c8e Sat Jan 07 22:21:18 CST 2017 Len Brown <len.brown@intel.com> x86: msr-index.h: Define MSR_PKG_CST_CONFIG_CONTROL
define MSR_PKG_CST_CONFIG_CONTROL (0xE2),
which is the string used by Intel Documentation.
We use this MSR in intel_idle and turbostat by a previous name,
to be updated in the next patch.
Cc: x86@kernel.org
Signed-off-by: Len Brown <len.brown@intel.com>
|