Searched hist:"3 b5a7ca7" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/arch/arm/mach-at91/ |
| H A D | sama5.c | 3b5a7ca7 Mon Jun 06 09:57:01 CDT 2022 Clément Léger <clement.leger@bootlin.com> ARM: at91: setup outer cache .write_sec() callback if needed
When running under OP-TEE, the L2 cache is configured by OP-TEE and the
sam platform code does not allow any modification yet. Setup a dummy
.write_sec() callback to avoid triggering exceptions when Linux tries
to modify the L2 cache configuration.
Signed-off-by: Clément Léger <clement.leger@bootlin.com>
[claudiu.beznea: keep .init_early populated only for SAMA5D2, remove
sam_secure_init() from sama5d2_init() as it is also called in
sama5_secure_cache_init()]
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/20220606145701.185552-3-clement.leger@bootlin.com
|