Searched hist:"04 d80dbe" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/linux/drivers/irqchip/ |
| H A D | irq-gic-v3-its.c | 04d80dbe Tue Feb 25 03:00:23 CST 2020 Heyi Guo <guoheyi@huawei.com> irqchip/gic-v3-its: Fix access width for gicr_syncr
GICR_SYNCR is a 32bit register, so it is better to access it with
32bit access width, though we have not seen any real problem.
Signed-off-by: Heyi Guo <guoheyi@huawei.com>
Signed-off-by: Marc Zyngier <maz@kernel.org>
Link: https://lore.kernel.org/r/20200225090023.28020-1-guoheyi@huawei.com
04d80dbe Tue Feb 25 03:00:23 CST 2020 Heyi Guo <guoheyi@huawei.com> irqchip/gic-v3-its: Fix access width for gicr_syncr
GICR_SYNCR is a 32bit register, so it is better to access it with
32bit access width, though we have not seen any real problem.
Signed-off-by: Heyi Guo <guoheyi@huawei.com>
Signed-off-by: Marc Zyngier <maz@kernel.org>
Link: https://lore.kernel.org/r/20200225090023.28020-1-guoheyi@huawei.com
|