/openbmc/linux/Documentation/devicetree/bindings/phy/ |
H A D | renesas,rcar-gen2-usb-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/renesas,rcar-gen2-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Renesas R-Car Gen2 USB PHY 10 - Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> 15 - enum: 16 - renesas,usb-phy-r8a7742 # RZ/G1H 17 - renesas,usb-phy-r8a7743 # RZ/G1M 18 - renesas,usb-phy-r8a7744 # RZ/G1N [all …]
|
H A D | realtek,usb2phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/realtek,usb2phy.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Realtek DHC SoCs USB 2.0 PHY 11 - Stanley Chang <stanley_chang@realtek.com> 14 Realtek USB 2.0 PHY support the digital home center (DHC) RTD series SoCs. 15 The USB 2.0 PHY driver is designed to support the XHCI controller. The SoCs 16 support multiple XHCI controllers. One PHY device node maps to one XHCI 19 RTD1295/RTD1619 SoCs USB [all …]
|
H A D | brcm,stingray-usb-phy.txt | 1 Broadcom Stingray USB PHY 4 - compatible : should be one of the listed compatibles 5 - "brcm,sr-usb-combo-phy" is combo PHY has two PHYs, one SS and one HS. 6 - "brcm,sr-usb-hs-phy" is a single HS PHY. 7 - reg: offset and length of the PHY blocks registers 8 - #phy-cells: 9 - Must be 1 for brcm,sr-usb-combo-phy as it expects one argument to indicate 10 the PHY number of two PHYs. 0 for HS PHY and 1 for SS PHY. 11 - Must be 0 for brcm,sr-usb-hs-phy. 13 Refer to phy/phy-bindings.txt for the generic PHY binding properties [all …]
|
H A D | realtek,usb3phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/realtek,usb3phy.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Realtek DHC SoCs USB 3.0 PHY 11 - Stanley Chang <stanley_chang@realtek.com> 14 Realtek USB 3.0 PHY support the digital home center (DHC) RTD series SoCs. 15 The USB 3.0 PHY driver is designed to support the XHCI controller. The SoCs 16 support multiple XHCI controllers. One PHY device node maps to one XHCI 19 RTD1295/RTD1619 SoCs USB [all …]
|
H A D | brcm,brcmstb-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/phy/brcm,brcmstb-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Broadcom STB USB PHY 9 description: Broadcom's PHY that handles EHCI/OHCI and/or XHCI 12 - Al Cooper <alcooperx@gmail.com> 13 - Rafał Miłecki <rafal@milecki.pl> 18 - brcm,bcm4908-usb-phy 19 - brcm,bcm7211-usb-phy [all …]
|
H A D | allwinner,sun8i-h3-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-h3-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner H3 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 19 - allwinner,sun8i-h3-usb-phy 20 - allwinner,sun50i-h616-usb-phy [all …]
|
H A D | marvell,armada-cp110-utmi-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/marvell,armada-cp110-utmi-phy.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Marvell Armada CP110/CP115 UTMI PHY 11 - Konstantin Porotchkin <kostap@marvell.com> 14 On Armada 7k/8k and CN913x, there are two host and one device USB controllers. 15 Each of two exiting UTMI PHYs could be connected to either USB host or USB device 17 The USB device controller can only be connected to a single UTMI PHY port 18 0.H----- USB HOST0 [all …]
|
H A D | qcom,usb-hs-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,usb-hs-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm's USB HS PHY 10 - Bjorn Andersson <bjorn.andersson@linaro.org> 17 - qcom,usb-hs-phy-apq8064 18 - qcom,usb-hs-phy-msm8960 24 reset-names: 33 reset-names: [all …]
|
H A D | phy-da8xx-usb.txt | 1 TI DA8xx/OMAP-L1xx/AM18xx USB PHY 4 - compatible: must be "ti,da830-usb-phy". 5 - #phy-cells: must be 1. 7 This device controls the PHY for both the USB 1.1 OHCI and USB 2.0 OTG 9 the USB 2.0 phy device and index 1 for the USB 1.1 phy device. 11 It also requires a "syscon" node with compatible = "ti,da830-cfgchip", "syscon" 17 compatible = "ti,da830-cfgchip", "syscon"; 21 usb_phy: usb-phy { 22 compatible = "ti,da830-usb-phy"; 23 #phy-cells = <1>; [all …]
|
H A D | allwinner,sun9i-a80-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun9i-a80-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A80 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun9i-a80-usb-phy 25 - maxItems: 1 [all …]
|
H A D | allwinner,sun8i-r40-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-r40-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner R40 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun8i-r40-usb-phy 22 - description: PHY Control registers [all …]
|
H A D | allwinner,sun6i-a31-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun6i-a31-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A31 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun6i-a31-usb-phy 22 - description: PHY Control registers [all …]
|
H A D | allwinner,sun8i-a83t-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun8i-a83t-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A83t USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun8i-a83t-usb-phy 22 - description: PHY Control registers [all …]
|
H A D | qcom,usb-snps-femto-v2.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,usb-snps-femto-v2.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Synopsys Femto High-Speed USB PHY V2 10 - Wesley Cheng <quic_wcheng@quicinc.com> 13 Qualcomm High-Speed USB PHY 18 - items: 19 - enum: 20 - qcom,sa8775p-usb-hs-phy [all …]
|
H A D | allwinner,sun50i-a64-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun50i-a64-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A64 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 19 - allwinner,sun20i-d1-usb-phy 20 - allwinner,sun50i-a64-usb-phy [all …]
|
/openbmc/u-boot/drivers/phy/ |
H A D | Kconfig | 2 menu "PHY Subsystem" 4 config PHY config 5 bool "PHY Core" 8 PHY support. 10 This framework is designed to provide a generic interface for PHY 11 devices. PHY devices are dedicated hardware that handle the physical 13 PHYs are commonly used for high speed interfaces such as Serial-ATA 16 PHY, power on/off the PHY, and reset the PHY. It's meant to be as 21 bool "PHY Core in SPL" 24 PHY support in SPL. [all …]
|
/openbmc/linux/drivers/phy/qualcomm/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 3 # Phy drivers for Qualcomm and Atheros platforms 6 tristate "Atheros AR71XX/9XXX USB PHY driver" 12 Enable this to support the USB PHY on Atheros AR71XX/9XXX SoCs. 15 tristate "Qualcomm APQ8064 SATA SerDes/PHY driver" 22 tristate "Qualcomm eDP PHY driver" 28 Enable this driver to support the Qualcomm eDP PHY found in various 32 tristate "Qualcomm IPQ4019 USB PHY driver" 36 Support for the USB PHY-s on Qualcomm IPQ40xx SoC-s. 39 tristate "Qualcomm IPQ806x SATA SerDes/PHY driver" [all …]
|
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 2 obj-$(CONFIG_PHY_ATH79_USB) += phy-ath79-usb.o 3 obj-$(CONFIG_PHY_QCOM_APQ8064_SATA) += phy-qcom-apq8064-sata.o 4 obj-$(CONFIG_PHY_QCOM_EDP) += phy-qcom-edp.o 5 obj-$(CONFIG_PHY_QCOM_IPQ4019_USB) += phy-qcom-ipq4019-usb.o 6 obj-$(CONFIG_PHY_QCOM_IPQ806X_SATA) += phy-qcom-ipq806x-sata.o 7 obj-$(CONFIG_PHY_QCOM_M31_USB) += phy-qcom-m31.o 8 obj-$(CONFIG_PHY_QCOM_PCIE2) += phy-qcom-pcie2.o 10 obj-$(CONFIG_PHY_QCOM_QMP_COMBO) += phy-qcom-qmp-combo.o 11 obj-$(CONFIG_PHY_QCOM_QMP_PCIE) += phy-qcom-qmp-pcie.o [all …]
|
/openbmc/linux/drivers/usb/phy/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 3 # Physical Layer USB driver configuration 5 menu "USB Physical Layer drivers" 12 # USB Transceiver Drivers 15 tristate "AB8500 USB Transceiver Driver" 19 Enable this to support the USB OTG transceiver in AB8500 chip. 24 tristate "Freescale USB OTG Transceiver Driver" 29 Enable this to support Freescale USB OTG transceiver. 32 tristate "Keystone USB PHY Driver" 36 Enable this to support Keystone USB phy. This driver provides [all …]
|
H A D | phy.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * phy.c -- USB phy handling 5 * Copyright (C) 2004-2013 Texas Instruments 15 #include <linux/usb/phy.h> 33 struct usb_phy *phy; member 54 struct usb_phy *phy = NULL; in __usb_find_phy() local 56 list_for_each_entry(phy, list, head) { in __usb_find_phy() 57 if (phy->type != type) in __usb_find_phy() 60 return phy; in __usb_find_phy() 63 return ERR_PTR(-ENODEV); in __usb_find_phy() [all …]
|
/openbmc/linux/drivers/phy/broadcom/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 3 # Phy drivers for Broadcom platforms 5 menu "PHY drivers for Broadcom platforms" 8 tristate "BCM63xx USBH PHY driver" 12 Enable this to support the BCM63xx USBH PHY driver. 16 tristate "Broadcom Cygnus PCIe PHY driver" 21 Enable this to support the Broadcom Cygnus PCIe PHY. 25 tristate "Broadcom Stingray USB PHY driver" 30 Enable this to support the Broadcom Stingray USB PHY 36 tristate "Broadcom Kona USB2 PHY Driver" [all …]
|
/openbmc/linux/drivers/phy/marvell/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 3 # Phy drivers for Marvell platforms 6 bool "Armada 375 USB cluster PHY support" if COMPILE_TEST 12 tristate "Marvell Berlin SATA PHY driver" 17 Enable this to support the SATA PHY on Marvell Berlin SoCs. 20 tristate "Marvell Berlin USB PHY Driver" 25 Enable this to support the USB PHY on Marvell Berlin SoCs. 46 Enable this to support Marvell A3700 UTMI PHY driver. 56 used by various controllers (Ethernet, sata, usb, PCIe...). 67 lanes can be used by various controllers (Ethernet, sata, usb, [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/usb/ |
H A D | msm-hsusb.txt | 6 - compatible: Should contain "qcom,ehci-host" 7 - regs: offset and length of the register set in the memory map 8 - usb-phy: phandle for the PHY device 13 compatible = "qcom,ehci-host"; 15 usb-phy = <&usb_otg>; 18 USB PHY with optional OTG: 21 - compatible: Should contain: 22 "qcom,usb-otg-ci" for chipsets with ChipIdea 45nm PHY 23 "qcom,usb-otg-snps" for chipsets with Synopsys 28nm PHY 25 - regs: Offset and length of the register set in the memory map [all …]
|
/openbmc/u-boot/doc/device-tree-bindings/phy/ |
H A D | sun4i-usb-phy.txt | 1 Allwinner sun4i USB PHY 2 ----------------------- 5 - compatible : should be one of 6 * allwinner,sun4i-a10-usb-phy 7 * allwinner,sun5i-a13-usb-phy 8 * allwinner,sun6i-a31-usb-phy 9 * allwinner,sun7i-a20-usb-phy 10 * allwinner,sun8i-a23-usb-phy 11 * allwinner,sun8i-a33-usb-phy 12 * allwinner,sun8i-a83t-usb-phy [all …]
|
/openbmc/linux/drivers/phy/hisilicon/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 3 # Phy drivers for Hisilicon platforms 6 tristate "hi6220 USB PHY support" 12 Enable this to support the HISILICON HI6220 USB PHY. 17 tristate "hi3660 USB PHY support" 22 Enable this to support the HISILICON HI3660 USB PHY. 27 tristate "hi3670 USB PHY support" 32 Enable this to support the HISILICON HI3670 USB PHY. 37 tristate "hi3670 PCIe PHY support" 42 Enable this to support the HiSilicon hi3670 PCIe PHY. [all …]
|