Home
last modified time | relevance | path

Searched +full:usb +full:- +full:ehci (Results 1 – 25 of 578) sorted by relevance

12345678910>>...24

/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Dgeneric-ehci.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/usb/generic-ehci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: USB EHCI Controller
10 - Greg Kroah-Hartman <gregkh@linuxfoundation.org>
13 - $ref: usb-hcd.yaml
14 - if:
19 const: ibm,usb-ehci-440epx
28 - items:
[all …]
H A Dmsm-hsusb.txt3 EHCI
6 - compatible: Should contain "qcom,ehci-host"
7 - regs: offset and length of the register set in the memory map
8 - usb-phy: phandle for the PHY device
10 Example EHCI controller device node:
12 ehci: ehci@f9a55000 {
13 compatible = "qcom,ehci-host";
15 usb-phy = <&usb_otg>;
18 USB PHY with optional OTG:
21 - compatible: Should contain:
[all …]
H A Dbrcm,bcm7445-ehci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/usb/brcm,bcm7445-ehci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Broadcom STB USB EHCI Controller
10 - $ref: usb-hcd.yaml
13 - Al Cooper <alcooperx@gmail.com>
17 const: brcm,bcm7445-ehci
27 description: Clock specifier for the EHCI clock
29 clock-names:
[all …]
/openbmc/u-boot/drivers/usb/host/
H A DKconfig2 # USB Host Controller Drivers
4 comment "USB Host Controller Drivers"
10 bool "xHCI HCD (USB 3.0) support"
12 ---help---
13 The eXtensible Host Controller Interface (xHCI) is standard for USB 3.0
22 USB controller based on the DesignWare USB3 IP Core.
30 USB controller based on the DesignWare USB3 IP Core.
33 bool "MVEBU USB 3.0 support"
38 Choose this option to add support for USB 3.0 driver on mvebu
43 bool "Support for PCI-based xHCI USB controller"
[all …]
H A Dehci-mx6.c1 // SPDX-License-Identifier: GPL-2.0+
8 #include <usb.h>
12 #include <usb/ehci-ci.h>
14 #include <asm/arch/imx-regs.h>
16 #include <asm/mach-imx/iomux-v3.h>
17 #include <asm/mach-imx/sys_proto.h>
19 #include <asm/mach-types.h>
22 #include "ehci.h"
94 chrg_detect = &anatop->usb1_chrg_detect; in usb_power_config()
95 pll_480_ctrl_clr = &anatop->usb1_pll_480_ctrl_clr; in usb_power_config()
[all …]
H A Dehci-fsl.c1 // SPDX-License-Identifier: GPL-2.0+
12 #include <usb.h>
14 #include <usb/ehci-ci.h>
20 #include "ehci.h"
30 struct ehci_ctrl ehci; member
38 static int ehci_fsl_init(struct ehci_fsl_priv *priv, struct usb_ehci *ehci,
41 static int ehci_fsl_init(int index, struct usb_ehci *ehci,
45 /* Check USB PHY clock valid */
46 static int usb_phy_clk_valid(struct usb_ehci *ehci) in usb_phy_clk_valid() argument
48 if (!((in_be32(&ehci->control) & PHY_CLK_VALID) || in usb_phy_clk_valid()
[all …]
H A Dehci-msm.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Qualcomm EHCI driver
15 #include <usb.h>
16 #include <usb/ehci-ci.h>
17 #include <usb/ulpi.h>
22 #include "ehci.h"
25 struct ehci_ctrl ctrl; /* Needed by EHCI */
26 struct usb_ehci *ehci; /* Start of IP core*/ member
34 struct usb_ehci *ehci = p->ehci; in msm_init_after_reset() local
36 generic_phy_reset(&p->phy); in msm_init_after_reset()
[all …]
H A Dehci-faraday.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Faraday USB 2.0 EHCI Controller
6 * Dante Su <dantesu@faraday-tech.com>
11 #include <usb.h>
12 #include <usb/fusbh200.h>
13 #include <usb/fotg210.h>
15 #include "ehci.h"
22 struct fusbh200_regs usb; member
28 return !readl(&regs->usb.easstr); in ehci_is_fotg2xx()
41 ret = (void __iomem *)((ulong)ctrl->hcor - 0x10); in faraday_ehci_get_port_speed()
[all …]
H A Dehci-zynq.c1 // SPDX-License-Identifier: GPL-2.0+
5 * USB Low level initialization(Specific to zynq)
10 #include <usb.h>
14 #include <usb/ehci-ci.h>
15 #include <usb/ulpi.h>
17 #include "ehci.h"
21 struct usb_ehci *ehci; member
28 priv->ehci = (struct usb_ehci *)devfdt_get_addr_ptr(dev); in ehci_zynq_ofdata_to_platdata()
29 if (!priv->ehci) in ehci_zynq_ofdata_to_platdata()
30 return -EINVAL; in ehci_zynq_ofdata_to_platdata()
[all …]
/openbmc/linux/drivers/usb/host/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0
3 # USB Host Controller Drivers
5 comment "USB Host Controller Drivers"
11 The Cypress C67x00 (EZ-Host/EZ-OTG) chips are dual-role
12 host/peripheral/OTG USB controllers.
21 tristate "xHCI HCD (USB 3.0) support"
24 The eXtensible Host Controller Interface (xHCI) is standard for USB 3.0
28 module will be called xhci-hcd.
90 tristate "xHCI support for Renesas R-Car SoCs"
96 found in Renesas R-Car ARM SoCs.
[all …]
H A Dehci-fsl.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2005-2009 MontaVista Software, Inc.
9 * Jerry Huang <Chang-Ming.Huang@freescale.com> and
19 #include <linux/usb.h>
20 #include <linux/usb/ehci_def.h>
21 #include <linux/usb/hcd.h>
22 #include <linux/usb/otg.h>
28 #include "ehci.h"
29 #include "ehci-fsl.h"
31 #define DRIVER_DESC "Freescale EHCI Host controller driver"
[all …]
H A Dehci-ppc-of.c1 // SPDX-License-Identifier: GPL-1.0+
3 * EHCI HCD (Host Controller Driver) for USB.
5 * Bus Glue for PPC On-Chip EHCI driver on the of_platform bus
10 * Based on "ehci-ppc-soc.c" by Stefan Roese <sr@denx.de>
11 * and "ohci-ppc-of.c" by Sylvain Munaut <tnt@246tNt.com>
27 .product_desc = "OF EHCI",
85 return -EINVAL; in ppc44x_enable_bmt()
96 struct device_node *dn = op->dev.of_node; in ehci_hcd_ppc_of_probe()
98 struct ehci_hcd *ehci = NULL; in ehci_hcd_ppc_of_probe() local
106 return -ENODEV; in ehci_hcd_ppc_of_probe()
[all …]
H A Dehci-xilinx-of.c1 // SPDX-License-Identifier: GPL-2.0+
3 * EHCI HCD (Host Controller Driver) for USB.
5 * Bus Glue for Xilinx EHCI core on the of_platform bus
9 * Based on "ehci-ppc-of.c" by Valentine Barshak <vbarshak@ru.mvista.com>
10 * and "ehci-ppc-soc.c" by Stefan Roese <sr@denx.de>
11 * and "ohci-ppc-of.c" by Sylvain Munaut <tnt@246tNt.com>
23 * ehci_xilinx_port_handed_over - hand the port out if failed to enable it
27 * This function is used as a place to tell the user that the Xilinx USB host
34 * the USB bus. In those cases, the messages printed here are not helpful.
40 dev_warn(hcd->self.controller, "port %d cannot be enabled\n", portnum); in ehci_xilinx_port_handed_over()
[all …]
H A Dehci-orion.c1 // SPDX-License-Identifier: GPL-2.0
3 * drivers/usb/host/ehci-orion.c
13 #include <linux/platform_data/usb-ehci-orion.h>
16 #include <linux/usb.h>
17 #include <linux/usb/hcd.h>
19 #include <linux/dma-mapping.h>
21 #include "ehci.h"
23 #define rdl(off) readl_relaxed(hcd->regs + (off))
24 #define wrl(off, val) writel_relaxed((val), hcd->regs + (off))
57 #define DRIVER_DESC "EHCI orion driver"
[all …]
H A Dehci-pci.c1 // SPDX-License-Identifier: GPL-2.0+
3 * EHCI HCD (Host Controller Driver) PCI Bus Glue.
5 * Copyright (c) 2000-2004 by David Brownell
11 #include <linux/usb.h>
12 #include <linux/usb/hcd.h>
14 #include "ehci.h"
15 #include "pci-quirks.h"
17 #define DRIVER_DESC "EHCI PCI platform driver"
19 static const char hcd_name[] = "ehci-pci";
27 /*-------------------------------------------------------------------------*/
[all …]
H A Dehci-hcd.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Enhanced Host Controller Interface (EHCI) driver for USB.
7 * Copyright (c) 2000-2004 by David Brownell
23 #include <linux/usb.h>
24 #include <linux/usb/hcd.h>
25 #include <linux/usb/otg.h>
27 #include <linux/dma-mapping.h>
41 /*-------------------------------------------------------------------------*/
44 * EHCI hc_driver implementation ... experimental, incomplete.
47 * USB 2.0 shows up in upcoming www.pcmcia.org technology.
[all …]
/openbmc/linux/drivers/usb/chipidea/
H A Dci_hdrc_tegra.c1 // SPDX-License-Identifier: GPL-2.0
14 #include <linux/usb.h>
15 #include <linux/usb/chipidea.h>
16 #include <linux/usb/hcd.h>
17 #include <linux/usb/of.h>
18 #include <linux/usb/phy.h>
22 #include "../host/ehci.h"
77 .compatible = "nvidia,tegra20-ehci",
80 .compatible = "nvidia,tegra30-ehci",
83 .compatible = "nvidia,tegra20-udc",
[all …]
/openbmc/qemu/tests/qtest/
H A Dusb-hcd-ehci-test.c2 * QTest testcase for USB EHCI
7 * See the COPYING file in the top-level directory.
11 #include "libqtest-single.h"
12 #include "libqos/pci-pc.h"
13 #include "hw/usb/uhci-regs.h"
14 #include "hw/usb/ehci-regs.h"
15 #include "libqos/usb.h"
29 void *addr = hc->base + 0x10 + 2 * port;
32 value = qpci_io_readw(hc->dev, addr);
35 qpci_io_writew(hc->dev, addr, value);
[all …]
/openbmc/linux/Documentation/usb/
H A Dehci.rst2 EHCI driver
5 27-Dec-2002
7 The EHCI driver is used to talk to high speed USB 2.0 devices using
8 USB 2.0-capable host controller hardware. The USB 2.0 standard is
9 compatible with the USB 1.1 standard. It defines three transfer speeds:
11 - "High Speed" 480 Mbit/sec (60 MByte/sec)
12 - "Full Speed" 12 Mbit/sec (1.5 MByte/sec)
13 - "Low Speed" 1.5 Mbit/sec
15 USB 1.1 only addressed full speed and low speed. High speed devices
16 can be used on USB 1.1 systems, but they slow down to USB 1.1 speeds.
[all …]
/openbmc/qemu/docs/system/devices/
H A Dusb.rst1 USB emulation
2 -------------
4 QEMU can emulate a PCI UHCI, OHCI, EHCI or XHCI USB controller. You can
5 plug virtual USB devices or real host USB devices (only works with
7 connect virtual USB hubs as necessary to connect multiple USB devices.
9 USB controllers
16 more virtualization-friendly when compared to EHCI and UHCI, thus XHCI
21 |qemu_system| -device qemu-xhci
23 XHCI supports USB 1.1, USB 2.0 and USB 3.0 devices, so this is the
24 only controller you need. With only a single USB controller (and
[all …]
/openbmc/qemu/hw/usb/
H A Dhcd-ehci.h2 * QEMU USB EHCI Emulation
22 #include "hw/usb.h"
46 /* EHCI spec version 1.0 Section 3.3
77 /* EHCI spec version 1.0 Section 3.4
121 /* EHCI spec version 1.0 Section 3.5
151 /* EHCI spec version 1.0 Section 3.6
205 /* EHCI spec version 1.0 Section 3.7
233 EHCIState *ehci; member
240 /* cached data from guest - needs to be flushed
273 * EHCI spec version 1.0 Section 2.3
[all …]
/openbmc/linux/Documentation/arch/x86/
H A Dearlyprintk.rst1 .. SPDX-License-Identifier: GPL-2.0
7 Mini-HOWTO for using the earlyprintk=dbgp boot option with a
10 You need two computers, the 'USB debug key' special gadget and
11 two USB cables, connected like this::
13 [host/target] <-------> [USB debug key] <-------> [client/console]
18 a) Host/target system needs to have USB debug port capability.
21 the lspci -vvv output::
23 # lspci -vvv
25 …00:1d.7 USB Controller: Intel Corporation 82801H (ICH8 Family) USB2 EHCI Controller #1 (rev 03) (p…
27 …Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- DisIN…
[all …]
/openbmc/qemu/docs/config/
H A Dich9-ehci-uhci.cfg3 # You can pass this file directly to qemu using the -readconfig
6 # This config file creates a EHCI adapter with companion UHCI
9 # Specify "bus=ehci.0" when creating usb devices to hook them up
13 [device "ehci"]
14 driver = "ich9-usb-ehci1"
18 [device "uhci-1"]
19 driver = "ich9-usb-uhci1"
22 masterbus = "ehci.0"
25 [device "uhci-2"]
26 driver = "ich9-usb-uhci2"
[all …]
/openbmc/linux/Documentation/devicetree/bindings/mfd/
H A Domap-usb-host.txt1 OMAP HS USB Host
5 - compatible: should be "ti,usbhs-host"
6 - reg: should contain one register range i.e. start and length
7 - ti,hwmods: must contain "usb_host_hs"
11 - num-ports: number of USB ports. Usually this is automatically detected
15 - portN-mode: String specifying the port mode for port N, where N can be
18 "ehci-phy",
19 "ehci-tll",
20 "ehci-hsic",
21 "ohci-phy-6pin-datse0",
[all …]
/openbmc/linux/drivers/phy/marvell/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
6 bool "Armada 375 USB cluster PHY support" if COMPILE_TEST
20 tristate "Marvell Berlin USB PHY Driver"
25 Enable this to support the USB PHY on Marvell Berlin SoCs.
56 used by various controllers (Ethernet, sata, usb, PCIe...).
67 lanes can be used by various controllers (Ethernet, sata, usb,
85 tristate "Marvell USB HSIC 28nm PHY Driver"
89 Enable this to support Marvell USB HSIC PHY driver for Marvell
91 The PHY driver will be used by Marvell ehci driver.
96 tristate "Marvell USB 2.0 28nm PHY Driver"
[all …]

12345678910>>...24