Home
last modified time | relevance | path

Searched full:uart_div (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/drivers/serial/
H A Dserial_intel_mid.c14 * UART clock = XTAL * UART_MUL / UART_DIV
22 #define UART_DIV 0x38 macro
47 mid_writel(plat, UART_DIV, 125); in mid_serial_probe()
/openbmc/linux/drivers/clk/imx/
H A Dclk-imx35.c65 /* 9 */ ipg, arm_per_div, ahb_per_div, ipg_per, uart_sel, uart_div, enumerator
139 clk[uart_div] = imx_clk_divider("uart_div", "uart_sel", base + MX35_CCM_PDR4, 10, 6); in _mx35_clocks_init()
206 clk[uart1_gate] = imx_clk_gate2("uart1_gate", "uart_div", base + MX35_CCM_CGR2, 16); in _mx35_clocks_init()
207 clk[uart2_gate] = imx_clk_gate2("uart2_gate", "uart_div", base + MX35_CCM_CGR2, 18); in _mx35_clocks_init()
208 clk[uart3_gate] = imx_clk_gate2("uart3_gate", "uart_div", base + MX35_CCM_CGR2, 20); in _mx35_clocks_init()
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dimx35-clock.yaml33 uart_div 14
/openbmc/linux/sound/soc/codecs/
H A Dwm0010.c64 u32 uart_div; member