Home
last modified time | relevance | path

Searched full:uart2_cts_n_pj5 (Results 1 – 25 of 37) sorted by relevance

12

/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dnvidia,tegra114-pinmux.yaml42 uart2_cts_n_pj5, uart3_txd_pw6, uart3_rxd_pw7,
H A Dnvidia,tegra30-pinmux.yaml53 lcd_hsync_pj3, lcd_vsync_pj4, uart2_cts_n_pj5,
H A Dnvidia,tegra124-pinmux.yaml53 uart2_cts_n_pj5, uart3_txd_pw6, uart3_rxd_pw7,
/openbmc/u-boot/arch/arm/mach-tegra/tegra114/
H A Dpinmux.c120 PIN(UART2_CTS_N_PJ5, UARTA, UARTB, RSVD3, SPI4),
/openbmc/linux/arch/arm/boot/dts/nvidia/
H A Dtegra114-roth.dts434 uart2_cts_n_pj5 {
435 nvidia,pins = "uart2_cts_n_pj5";
H A Dtegra124-venice2.dts336 uart2_cts_n_pj5 {
337 nvidia,pins = "uart2_cts_n_pj5";
H A Dtegra114-dalmore.dts432 uart2_cts_n_pj5 {
433 nvidia,pins = "uart2_cts_n_pj5";
H A Dtegra124-nyan-big.dts341 uart2_cts_n_pj5 {
342 nvidia,pins = "uart2_cts_n_pj5";
H A Dtegra124-nyan-blaze.dts343 uart2_cts_n_pj5 {
344 nvidia,pins = "uart2_cts_n_pj5";
H A Dtegra124-jetson-tk1.dts396 uart2_cts_n_pj5 {
397 nvidia,pins = "uart2_cts_n_pj5";
H A Dtegra30-colibri.dtsi95 "uart2_cts_n_pj5",
/openbmc/u-boot/arch/arm/mach-tegra/tegra124/
H A Dpinmux.c120 PIN(UART2_CTS_N_PJ5, UARTA, UARTB, GMI, SPI4),
/openbmc/u-boot/board/nvidia/dalmore/
H A Dpinmux-config-dalmore.h248 DEFAULT_PINMUX(UART2_CTS_N_PJ5, UARTB, NORMAL, TRISTATE, INPUT),
/openbmc/u-boot/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c117 PIN(UART2_CTS_N_PJ5, UARTA, UARTB, GMI, SPI4),
/openbmc/u-boot/board/nvidia/cardhu/
H A Dpinmux-config-cardhu.h183 DEFAULT_PINMUX(UART2_CTS_N_PJ5, UARTB, NORMAL, NORMAL, INPUT),
/openbmc/u-boot/board/toradex/colibri_t30/
H A Dpinmux-config-colibri_t30.h184 DEFAULT_PINMUX(UART2_CTS_N_PJ5, UARTB, NORMAL, NORMAL, INPUT),
/openbmc/u-boot/board/avionic-design/common/
H A Dpinmux-config-tamonten-ng.h290 DEFAULT_PINMUX(UART2_CTS_N_PJ5, UARTB, NORMAL, NORMAL, INPUT),
/openbmc/u-boot/arch/arm/dts/
H A Dtegra124-nyan-big.dts386 uart2_cts_n_pj5 {
387 nvidia,pins = "uart2_cts_n_pj5";
H A Dtegra124-apalis.dts691 uart2_cts_n_pj5 {
692 nvidia,pins = "uart2_cts_n_pj5";
/openbmc/u-boot/board/toradex/apalis_t30/
H A Dpinmux-config-apalis_t30.h193 DEFAULT_PINMUX(UART2_CTS_N_PJ5, UARTB, DOWN, TRISTATE, OUTPUT), /* NC */
/openbmc/u-boot/board/nvidia/nyan-big/
H A Dpinmux-config-nyan-big.h133 PINCFG(UART2_CTS_N_PJ5, GMI, DOWN, TRISTATE, OUTPUT, DEFAULT, DEFAULT),
/openbmc/u-boot/board/toradex/apalis-tk1/
H A Dpinmux-config-apalis-tk1.h118 PINCFG(UART2_CTS_N_PJ5, UARTB, NORMAL, TRISTATE, INPUT, DEFAULT, DEFAULT),
/openbmc/u-boot/board/nvidia/jetson-tk1/
H A Dpinmux-config-jetson-tk1.h137 PINCFG(UART2_CTS_N_PJ5, UARTB, UP, TRISTATE, INPUT, DEFAULT, DEFAULT),
/openbmc/u-boot/board/cei/cei-tk1-som/
H A Dpinmux-config-cei-tk1-som.h129 PINCFG(UART2_CTS_N_PJ5, UARTB, UP, TRISTATE, INPUT, DEFAULT, DEFAULT),
/openbmc/u-boot/board/nvidia/venice2/
H A Dpinmux-config-venice2.h144 PINCFG(UART2_CTS_N_PJ5, UARTB, NORMAL, NORMAL, INPUT, DEFAULT, DEFAULT),

12