Home
last modified time | relevance | path

Searched full:tve0 (Results 1 – 20 of 20) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/display/
H A Dallwinner,sun8i-r40-tcon-top.yaml27 / \ [2] TCON-TV0 [0] - TVE0/RGB
130 - description: The TCON TOP TVE0 clock
139 - const: tve0
167 - description: The TCON TOP TVE0 clock
174 - const: tve0
222 "tve0",
H A Dallwinner,sun4i-a10-tv-encoder.yaml43 tve0: tv-encoder@1c0a000 {
H A Dsimple-framebuffer.yaml134 - de_be0-lcd0-tve0
139 - de_fe0-de_be0-lcd0-tve0
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dtve.h71 * Select input 0 to disable dac, 1 - 4 to feed dac from tve0, 5 - 8 to feed
72 * dac from tve1. When using tve1 the mux value must be written to both tve0's
/openbmc/linux/arch/arm/boot/dts/allwinner/
H A Dsun5i.dtsi80 framebuffer-lcd0-tve0 {
83 allwinner,pipeline = "de_be0-lcd0-tve0";
244 tve0: tv-encoder@1c0a000 { label
H A Dsun5i-r8-chip.dts243 &tve0 {
H A Dsun5i-gr8-evb.dts297 &tve0 {
H A Dsun4i-a10.dtsi96 framebuffer-fe0-lcd0-tve0 {
99 allwinner,pipeline = "de_fe0-de_be0-lcd0-tve0";
H A Dsun7i-a20.dtsi87 framebuffer-lcd0-tve0 {
90 allwinner,pipeline = "de_be0-lcd0-tve0";
H A Dsun8i-r40.dtsi1061 "tve0",
/openbmc/u-boot/arch/arm/dts/
H A Dsun5i-r8-chip.dts279 &tve0 {
H A Dsun5i.dtsi83 allwinner,pipeline = "de_be0-lcd0-tve0";
202 tve0: tv-encoder@1c0a000 { label
H A Dsun4i-a10.dtsi96 framebuffer-fe0-lcd0-tve0 {
99 allwinner,pipeline = "de_fe0-de_be0-lcd0-tve0";
H A Dsun7i-a20.dtsi89 allwinner,pipeline = "de_be0-lcd0-tve0";
/openbmc/u-boot/drivers/video/sunxi/
H A Dsunxi_display.c1284 pipeline = PIPELINE_PREFIX "de_be0-lcd0-tve0";
1293 pipeline = PIPELINE_PREFIX "de_be0-lcd0-tve0";
/openbmc/qemu/hw/arm/
H A Dallwinner-r40.c150 { "tve0", 0x01c94000, 16 * KiB },
/openbmc/linux/drivers/clk/sunxi-ng/
H A Dccu-sun50i-h616.c656 static SUNXI_CCU_MP_WITH_MUX_GATE(tve0_clk, "tve0",
666 static SUNXI_CCU_GATE(bus_tve0_clk, "bus-tve0", "ahb3",
H A Dccu-sun4i-a10.c356 static SUNXI_CCU_GATE(ahb_tve0_clk, "ahb-tve0", "ahb",
665 static SUNXI_CCU_GATE(dram_tve0_clk, "dram-tve0", "pll-ddr",
H A Dccu-sun8i-r40.c379 static SUNXI_CCU_GATE(bus_tve0_clk, "bus-tve0", "ahb1",
738 static SUNXI_CCU_M_WITH_MUX_GATE(tve0_clk, "tve0", tcon_parents,
/openbmc/linux/arch/riscv/boot/dts/allwinner/
H A Dsunxi-d1s-t113.dtsi735 clock-names = "bus", "tcon-tv0", "tve0", "dsi";