Home
last modified time | relevance | path

Searched +full:sync +full:- +full:read (Results 1 – 25 of 1091) sorted by relevance

12345678910>>...44

/openbmc/linux/arch/parisc/kernel/
H A Dperf_asm.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 /* low-level asm for "intrigue" (PA8500-8700 CPU perf counters)
5 * Copyright (C) 2001 Randolph Chung <tausq at parisc-linux.org>
6 * Copyright (C) 2001 Hewlett-Packard (Grant Grundler)
46 sync ; follow ERS
91 ;* arg0 : rdr to be read
98 ;* arg0 : rdr to be read
100 ;* %r24 - original DR2 value
101 ;* %r1 - scratch
102 ;* %r29 - scratch
[all …]
/openbmc/linux/drivers/staging/pi433/Documentation/
H A Dpi433.txt13 until something gets received terminates the read request.
50 as described for the transmission cycle the read out of the hardware fifo is done
52 read. So also for reception it is possible to receive more data than the hardware
60 the calls open, ioctl, read, write and close.
64 ----------------
67 PI433_IOC_RD_TX_CFG - get the transmission parameters from the driver
68 PI433_IOC_WR_TX_CFG - set the transmission parameters
69 PI433_IOC_RD_RX_CFG - get the receiving parameters from the driver
70 PI433_IOC_WR_RX_CFG - set the receiving parameters
86 FSK - frequency shift key
[all …]
/openbmc/linux/Documentation/sound/cards/
H A Dhdspm.rst2 Software Interface ALSA-DSP MADI Driver
5 (translated from German, so no good English ;-),
7 2004 - winfried ritsch
11 the Controls and startup-options are ALSA-Standard and only the
19 ------------------
21 * number of channels -- depends on transmission mode
29 * Single Speed -- 1..64 channels
37 * Double Speed -- 1..32 channels
40 Note: Choosing the 56-channel mode for
41 transmission/receive-mode , only 28 are transmitted/received
[all …]
/openbmc/linux/drivers/net/hamradio/
H A Dz8530.h1 /* SPDX-License-Identifier: GPL-2.0 */
57 #define SYNC_L_INH 0x2 /* Sync Character Load Inhibit */
72 #define SYNC_ENAB 0 /* Sync Modes Enable */
77 #define MONSYNC 0 /* 8 Bit Sync character */
78 #define BISYNC 0x10 /* 16 bit sync character */
79 #define SDLC 0x20 /* SDLC Mode (01111110 Sync Flag) */
80 #define EXTSYNC 0x30 /* External Sync Mode */
91 #define SDLC_CRC 0x4 /* SDLC/CRC-16 */
100 /* Write Register 6 (Sync bits 0-7/SDLC Address Field) */
102 /* Write Register 7 (Sync bits 8-15/SDLC 01111110) */
[all …]
/openbmc/linux/drivers/tty/serial/
H A Dsunzilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
24 #define BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2)
82 #define SYNC_L_INH 0x2 /* Sync Character Load Inhibit */
98 #define SYNC_ENAB 0 /* Sync Modes Enable */
103 #define MONSYNC 0 /* 8 Bit Sync character */
104 #define BISYNC 0x10 /* 16 bit sync character */
105 #define SDLC 0x20 /* SDLC Mode (01111110 Sync Flag) */
106 #define EXTSYNC 0x30 /* External Sync Mode */
118 #define SDLC_CRC 0x4 /* SDLC/CRC-16 */
128 /* Write Register 6 (Sync bits 0-7/SDLC Address Field) */
[all …]
H A Dip22zilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
32 #define BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2)
90 #define SYNC_L_INH 0x2 /* Sync Character Load Inhibit */
106 #define SYNC_ENAB 0 /* Sync Modes Enable */
111 #define MONSYNC 0 /* 8 Bit Sync character */
112 #define BISYNC 0x10 /* 16 bit sync character */
113 #define SDLC 0x20 /* SDLC Mode (01111110 Sync Flag) */
114 #define EXTSYNC 0x30 /* External Sync Mode */
126 #define SDLC_CRC 0x4 /* SDLC/CRC-16 */
136 /* Write Register 6 (Sync bits 0-7/SDLC Address Field) */
[all …]
H A Dzs.h1 /* SPDX-License-Identifier: GPL-2.0 */
38 * Per-SCC state for locking and the interrupt handler.
53 #define ZS_BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2)
109 #define SYNC_L_INH 0x2 /* Sync Character Load Inhibit */
124 #define SYNC_ENAB 0 /* Sync Modes Enable */
130 #define MONSYNC 0 /* 8 Bit Sync character */
131 #define BISYNC 0x10 /* 16 bit sync character */
132 #define SDLC 0x20 /* SDLC Mode (01111110 Sync Flag) */
133 #define EXTSYNC 0x30 /* External Sync Mode */
144 #define SDLC_CRC 0x4 /* SDLC/CRC-16 */
[all …]
H A Dpmac_zilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
25 * of "escc" node (ie. ch-a or ch-b)
64 if (uap->flags & PMACZILOG_FLAG_IS_CHANNEL_A) in pmz_get_port_A()
66 return uap->mate; in pmz_get_port_A()
78 writeb(reg, port->control_reg); in read_zsreg()
79 return readb(port->control_reg); in read_zsreg()
85 writeb(reg, port->control_reg); in write_zsreg()
86 writeb(value, port->control_reg); in write_zsreg()
91 return readb(port->data_reg); in read_zsdata()
96 writeb(data, port->data_reg); in write_zsdata()
[all …]
/openbmc/linux/include/uapi/linux/
H A Ddma-buf.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
26 * struct dma_buf_sync - Synchronize with CPU access.
29 * possible to guarantee coherency between the CPU-visible map and underlying
35 * with DMA_BUF_SYNC_START and the appropriate read/write flags. Once the
37 * DMA_BUF_SYNC_END and the same read/write flags.
45 * follow-up work is not submitted to GPU or other device driver until
65 * Indicates that the mapped DMA buffer will be read by the
89 * struct dma_buf_export_sync_file - Get a sync_file from a dma-buf
92 * current set of fences on a dma-buf file descriptor as a sync_file. CPU
93 * waits via poll() or other driver-specific mechanisms typically wait on
[all …]
/openbmc/u-boot/board/Barix/ipam390/
H A DREADME.ipam3905 In the context of U-Boot, the board is booted in three stages. The initial
19 spl code starts the u-boot image
29 it allows for additional flexibility (run-time detect of board revision,
34 run "tools/buildman/buildman -k ipam390" in the u-boot source tree.
35 Once this build completes you will have a ../current/ipam390/u-boot.ais file
41 Assuming that the network is configured and enabled and the u-boot.ais file
44 U-Boot > print upd_uboot
45 upd_uboot=tftp c0000000 ${u-boot};nand erase.part u-boot;nand write c0000000 20000 ${filesize}
46 U-Boot >
47 U-Boot > run upd_uboot
[all …]
/openbmc/linux/Documentation/admin-guide/cgroup-v1/
H A Dblkio-controller.rst22 -----------------------------
33 mount -t cgroup -o blkio none /sys/fs/cgroup/blkio
43 Run dd to read a file and see if rate is throttled to 1MB/s or not::
98 --------------------------------
106 see Documentation/block/bfq-iosched.rst.
110 weight. For more details, see Documentation/block/bfq-iosched.rst.
152 are further divided by the type of operation - read or write, sync
159 are further divided by the type of operation - read or write, sync
173 the type of operation - read or write, sync or async. First two fields
186 (there might be a time lag here due to re-ordering of requests by the
[all …]
/openbmc/qemu/tests/qemu-iotests/
H A D04130 target_backing_img = os.path.join(iotests.test_dir, 'target-backing.img')
44 qmp_cmd = 'drive-mirror'
49 qemu_img('create', '-f', iotests.imgfmt,
50 '-o', 'backing_file=%s' % backing_img, '-F', 'raw', test_img)
51 self.vm = iotests.VM().add_drive(test_img, "node-name=top,backing.node-name=base")
68 self.vm.cmd(self.qmp_cmd, device='drive0', sync='full',
72 result = self.vm.qmp('query-block')
81 self.vm.cmd(self.qmp_cmd, device='drive0', sync='full',
85 result = self.vm.qmp('query-block')
91 self.vm.cmd(self.qmp_cmd, device='drive0', sync='full',
[all …]
H A D1564 # Tests oVirt-like storage migration:
5 # - Create snapshot
6 # - Create target image with (not yet existing) target backing chain
7 # (i.e. just write the name of a soon-to-be-copied-over backing file into it)
8 # - drive-mirror the snapshot to the target with mode=existing and sync=top
9 # - In the meantime, copy the original source files to the destination via
11 # - Complete the drive-mirror job
12 # - Delete all source images
59 _make_test_img -b "$TEST_IMG.backing" -F $IMGFMT 1M
61 $QEMU_IO -c 'write -P 1 0 256k' "$TEST_IMG.backing" | _filter_qemu_io
[all …]
/openbmc/linux/Documentation/driver-api/memory-devices/
H A Dti-gpmc.rst1 .. SPDX-License-Identifier: GPL-2.0
14 * Pseudo-SRAM devices
65 2. sync common
74 3. read async muxed
85 4. read async non-muxed
96 5. read sync muxed
107 6. read sync non-muxed
131 8. write async non-muxed
144 9. write sync muxed
157 10. write sync non-muxed
/openbmc/phosphor-logging/
H A Dutil.cpp8 * http://www.apache.org/licenses/LICENSE-2.0
22 #include <systemd/sd-bus.h>
23 #include <systemd/sd-journal.h>
26 #include <phosphor-logging/lg2.hpp>
50 return value.substr(pos, value.find_last_of('"') - pos); in getOSReleaseValue()
60 auto fd = -1; in journalSync()
61 auto rc = -1; in journalSync()
62 auto wd = -1; in journalSync()
69 // Make a request to sync the journal with the SIGRTMIN+1 signal and in journalSync()
73 // Iteration #1: Requests a journal sync by killing the journald service. in journalSync()
[all …]
/openbmc/linux/drivers/power/supply/
H A Dda9150-fg.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * DA9150 Fuel-Gauge Driver
22 #include <linux/devm-helpers.h>
61 /* QIF Sync Timeout */
96 /* Set QIF code (READ mode) */ in da9150_fg_read_attr()
99 da9150_read_qif(fg->da9150, read_addr, size, buf); in da9150_fg_read_attr()
121 da9150_write_qif(fg->da9150, write_addr, size, buf); in da9150_fg_write_attr()
124 /* Trigger QIF Sync to update QIF readable data */
130 mutex_lock(&fg->io_lock); in da9150_fg_read_sync_start()
132 /* Check if QIF sync already requested, and write to sync if not */ in da9150_fg_read_sync_start()
[all …]
/openbmc/linux/arch/powerpc/platforms/powermac/
H A Dcache.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * This file contains low-level cache management functions
5 * (In fact the only thing that is Apple-specific is that we assume
6 * that we can read from ROM at physical address 0xfff00000.)
15 #include <asm/feature-fixups.h>
45 sync
52 sync
58 sync
60 sync
62 /* Disp-flush L1. We have a weird problem here that I never
[all …]
/openbmc/linux/tools/testing/selftests/arm64/mte/
H A Dcheck_user_mem.c1 // SPDX-License-Identifier: GPL-2.0
49 if (fd == -1) in check_usermem_access_fault()
62 syscall_len = read(fd, ptr, len); in check_usermem_access_fault()
66 /* Verify same pattern is read */ in check_usermem_access_fault()
74 tag_len = len - tag_offset; in check_usermem_access_fault()
89 syscall_len = read(fd, ptr + ptroff, size); in check_usermem_access_fault()
114 * Accessing user memory in kernel with invalid tag should fail in sync in check_usermem_access_fault()
142 void format_test_name(char* name, int name_len, int type, int sync, int map, int len, int offset) { in format_test_name() argument
149 test_type = "read"; in format_test_name()
165 switch (sync) { in format_test_name()
[all …]
/openbmc/phosphor-bmc-code-mgmt/
H A Dmeson.options2 …/github.com/openbmc/docs/blob/master/architecture/code-update/flash-layout.md#supported-filesystem…
3 # - static: NOR flash configured with fixed-sized MTD partitions.
4 # - ubi: NOR flash device configured with UBI volumes.
5 # - mmc: eMMC flash device configured with ext4 filesystems.
7 'bmc-layout',
16 'host-bios-upgrade',
23 'sync-bmc-files',
26 description: 'Enable sync of filesystem files.',
32 'verify-signature',
39 'usb-code-update',
[all …]
/openbmc/phosphor-bmc-code-mgmt/bmc/
H A Dsync-once.sh3 # Sync the files/dirs specified in synclist once
4 # Usually the sync-manager could sync the file once before it starts, so that
5 # it makes sure the synclist is always synced when the sync-manager is running.
8 DEST_DIR=/run/media/rwfs-alt/cow
10 while read -r l; do
12 # if the sync entry is not present in the source, remove it from the destination
13 if [ -n "${l}" ] && [ ! -e "${l}" ] && [ -e "${DEST_DIR}/${l}" ]; then
15 rm -rf "${DEST_DIR:?}/${l:?}"
19 echo rsync -a -R --delete "${l}" "${DEST_DIR}"
20 rsync -a -R --delete "${l}" "${DEST_DIR}"
/openbmc/linux/arch/sparc/kernel/
H A Dspiterrs.S1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* We need to carefully read the error status, ACK the errors,
6 * We pass the AFAR in as-is, and we encode the status
7 * information as described in asm-sparc64/sfafsr.h
15 membar #Sync
39 /* Read in the UDB error register state, clearing the sticky
40 * error bits as-needed. We only clear them if the UE bit is
44 * NOTE: UltraSparc-I/II have high and low UDB error
46 * present on those chips. UltraSparc-IIi only
60 membar #Sync
[all …]
/openbmc/linux/arch/csky/include/asm/
H A Dbarrier.h1 /* SPDX-License-Identifier: GPL-2.0 */
21 * r: read
69 * sync: completion barrier, all sync.xx instructions
71 * made by ld/st instructions before sync.s
72 * sync.s: inherit from sync, but also shareable to other cores
73 * sync.i: inherit from sync, but also flush cpu pipeline
74 * sync.is: the same with sync.i + sync.s
76 #define mb() asm volatile ("sync\n":::"memory")
80 * Using three sync.is to prevent speculative PTW
82 #define sync_is() asm volatile ("sync.is\nsync.is\nsync.is\n":::"memory")
[all …]
/openbmc/u-boot/post/cpu/mpc83xx/
H A Decc.c1 // SPDX-License-Identifier: GPL-2.0+
26 __raw_writel(0, &ddr->capture_address); in ecc_clear()
27 __raw_writel(0, &ddr->capture_data_hi); in ecc_clear()
28 __raw_writel(0, &ddr->capture_data_lo); in ecc_clear()
29 __raw_writel(0, &ddr->capture_ecc); in ecc_clear()
30 __raw_writel(0, &ddr->capture_attributes); in ecc_clear()
33 out_be32(&ddr->err_sbe, 1 << ECC_ERROR_MAN_SBET_SHIFT); in ecc_clear()
36 out_be32(&ddr->err_detect, ECC_ERROR_DETECT_MME |\ in ecc_clear()
50 ddr83xx_t *ddr = &((immap_t *)CONFIG_SYS_IMMR)->ddr; in ecc_post_test()
57 /* After injecting error, re-initialize the memory with the value */ in ecc_post_test()
[all …]
/openbmc/u-boot/board/tqc/tqm834x/
H A Dtqm834x.c1 // SPDX-License-Identifier: GPL-2.0+
22 #define SYNC asm("sync") macro
58 if ((im->sysconf.immrbar & IMMRBAR_BASE_ADDR) != (u32)im) in board_early_init_r()
75 im->sysconf.ddrlaw[0].bar = CONFIG_SYS_DDR_BASE; in dram_init()
76 im->sysconf.ddrlaw[0].ar = (LAWAR_EN | LAWAR_SIZE_2G); in dram_init()
93 im->ddr.sdram_cfg = (SDRAM_CFG_MEM_EN | in dram_init()
96 SYNC; in dram_init()
114 gd->ram_size = size; in dram_init()
131 if (!(immr->reset.rcwh & HRCWH_PCI_HOST)) { in checkboard()
138 if (immr->reset.rcwh & HRCWH_64_BIT_PCI) in checkboard()
[all …]
/openbmc/linux/drivers/net/ethernet/ti/
H A Dcpts.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * TI Common Platform Time Sync
26 u32 control; /* Time sync control */
32 u32 intstat_raw; /* Time sync interrupt status raw */
33 u32 intstat_masked; /* Time sync interrupt status masked */
34 u32 int_enable; /* Time sync interrupt enable */
57 #define CPTS_EN (1<<0) /* Time Sync Enable */
65 #define TS_PEND_RAW (1<<0) /* int read (before enable) */
66 #define TS_PEND (1<<0) /* masked interrupt read (after enable) */
73 #define EVENT_TYPE_SHIFT (20) /* Time sync event type */
[all …]

12345678910>>...44