/openbmc/u-boot/board/freescale/p1010rdb/ |
H A D | README.P1010RDB-PB | 67 SW4[1:4]= 1010 73 SW4[1:4]= 1111 and SW3[3:4]= 00 for 16bit NOR boot 74 SW4[1:4]= 1010 and SW3[3:4]= 01 for 8bit NAND boot 75 SW4[1:4]= 0110 and SW3[3:4]= 00 for SPI boot 76 SW4[1:4]= 0111 and SW3[3:4]= 10 for SD boot 153 set SW1[8]=0, SW4[1:4]= 1111 and SW3[3:4]= 00, then power on the board 157 set SW1[8]=1, SW4[1:4]= 1111 and SW3[3:4]= 00, then power on the board 162 Set SW4[1:4]= 1010 and SW3[3:4]= 01, then power on the board 168 set SW4[1:4]= 0110 and SW3[3:4]= 00, then power on the board 175 set SW4[1:4]= 0111 and SW3[3:4]= 10, then power on the board
|
H A D | README.P1010RDB-PA | 82 SW4[1:4]= 1111 and SW6[4]=0 for boot from 16bit NOR flash 83 SW4[1:4]= 1000 and SW6[4]=1 for boot from 8bit NAND flash 84 SW4[1:4]= 0110 and SW6[4]=0 for boot from SPI flash 111 3. Check SW4[1:4]= 1111 and SW6[4]=0, then power on. 146 3. Check SW4[1:4]= 1000 and SW6[4]=1, then power on. 165 3. Check SW4[1:4]= 0110 and SW6[4]=0, then power on.
|
/openbmc/linux/Documentation/devicetree/bindings/regulator/ |
H A D | ltc3676.txt | 8 - regulators: Contains eight regulator child nodes sw1, sw2, sw3, sw4, 13 nodes for sw1, sw2, sw3, sw4, ldo1, ldo2 and ldo4 additionally need to specify 20 Regulators sw1, sw2, sw3, sw4 can regulate the feedback reference from: 63 sw4_reg: sw4 {
|
H A D | pv88060.txt | 11 BUCK1, LDO1, LDO2, LDO3, LDO4, LDO5, LDO6, LDO7, SW1, SW2, SW3, SW4, 104 SW4 { 105 regulator-name = "sw4";
|
H A D | pfuze100.yaml | 15 sw1ab,sw1c,sw2,sw3a,sw3b,sw4,swbst,vsnvs,vrefddr,vgen1~vgen6 143 sw4_reg: sw4 {
|
/openbmc/u-boot/board/freescale/ls1088a/ |
H A D | README | 19 SW4 1001 0011 26 SW4 1001 0011 33 SW4 1001 0011 94 SW4 0010 0000
|
/openbmc/u-boot/board/freescale/common/ |
H A D | mc34vr500.c | 30 if (sw > SW4) { in mc34vr500_get_sw_volt() 69 if (sw > SW4 || sw_volt < 625) in mc34vr500_set_sw_volt()
|
/openbmc/u-boot/board/freescale/mpc837xemds/ |
H A D | README | 17 SW4[8] is the bit labeled 8 on Switch 4. 27 SW4[1-8]= 0000_0110 (core PLL setting)
|
/openbmc/u-boot/board/freescale/mpc8641hpcn/ |
H A D | README | 48 SW4(1-2) = 11 CONFIG_SYS_HOSTMODE = 11 :: both prots host/root 49 SW4(3-4) = 11 CONFIG_SYS_BOOTSEQ = 11 :: no boot seq 50 SW4(5-8) = 0011 CONFIG_SYS_IOPORT = 0011 :: both PEX
|
/openbmc/u-boot/doc/ |
H A D | README.mpc85xxcds | 135 SW4=10001000 160 SW4=11111110 174 SW4=11110011
|
/openbmc/linux/arch/arm/boot/dts/nxp/mxs/ |
H A D | imx28-eukrea-mbmx28lc.dtsi | 40 switch-sw4 { 41 label = "SW4"; 192 gpio_button_sw4_pins_mbmx28lc: gpio-button-sw4-mbmx28lc@0 {
|
/openbmc/u-boot/board/freescale/mpc832xemds/ |
H A D | README | 18 SW4[8] is the bit labeled 8 on Switch 4. 29 SW4[1-8]= 0001_0010 (Flash boot on local bus, system PLL setting)
|
/openbmc/u-boot/board/freescale/ls1046ardb/ |
H A D | ls1046ardb.c | 112 return mc34vr500_get_sw_volt(SW4); in get_serdes_volt() 117 return mc34vr500_set_sw_volt(SW4, svdd); in set_serdes_volt()
|
/openbmc/linux/arch/arm64/boot/dts/allwinner/ |
H A D | sun50i-h5-orangepi-prime.dts | 54 key-sw4 { 55 label = "sw4";
|
H A D | sun50i-h5-orangepi-pc2.dts | 61 key-sw4 { 62 label = "sw4";
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | sun8i-h3-orangepi-lite.dts | 97 sw4 { 98 label = "sw4";
|
H A D | sun8i-h3-orangepi-one.dts | 96 sw4 { 97 label = "sw4";
|
H A D | sun8i-h3-orangepi-2.dts | 104 sw4 { 105 label = "sw4";
|
H A D | sun50i-h5-orangepi-pc2.dts | 99 sw4 { 100 label = "sw4";
|
H A D | sun8i-h3-orangepi-pc.dts | 96 sw4 { 97 label = "sw4";
|
H A D | sun50i-h5-orangepi-prime.dts | 94 sw4 { 95 label = "sw4";
|
/openbmc/linux/Documentation/devicetree/bindings/mfd/ |
H A D | mc13xxx.txt | 89 sw4 : regulator SW4 (register 27, bit 0)
|
/openbmc/linux/drivers/regulator/ |
H A D | ltc3676.c | 172 /* SW1, SW2, SW3, SW4 linear 0.8V-3.3V with scalar via R1/R2 feeback res */ 228 LTC3676_LINEAR_REG(SW4, sw4, BUCK4, DVB4A),
|
/openbmc/linux/arch/arm64/boot/dts/renesas/ |
H A D | ebisu.dtsi | 99 label = "SW4-1"; 106 label = "SW4-2"; 113 label = "SW4-3"; 120 label = "SW4-4";
|
/openbmc/u-boot/board/freescale/t4rdb/ |
H A D | cpld.h | 27 u8 sw4_status; /* 0x0c - SW4 Status Read Back Register */
|