Home
last modified time | relevance | path

Searched full:sh4 (Results 1 – 25 of 97) sorted by relevance

1234

/openbmc/openbmc/poky/meta/conf/machine/include/sh/
H A Dtune-sh4.inc1 DEFAULTTUNE ?= "sh4"
3 # Pull in sh4 for compatibility...
6 TUNEVALID[sh4] = "Enable SH4 optimizations"
7 TUNE_CCARGS .= "${@bb.utils.contains('TUNE_FEATURES', 'sh4', ' -m4', '', d)}"
10 # But it is not compatible for sh4.
11 # The binary optimized by m4a doesn't operate on sh4. It works on sh4a only.
15 AVAILTUNES += "sh4 sh4eb sh4a sh4aeb"
16 TUNE_FEATURES:tune-sh4 = "sh4"
17 TUNE_ARCH:tune-sh4 = "sh4"
18 TUNE_PKGARCH:tune-sh4 = "sh4"
[all …]
/openbmc/qemu/tests/docker/dockerfiles/
H A Ddebian-legacy-test-cross.docker7 # sh4-linux-user: binaries don't run with bookworm compiler
34 gcc-sh4-linux-gnu \
35 libc6-dev-sh4-cross \
45 ENV DEF_TARGET_LIST alpha-linux-user,sh4-linux-user
/openbmc/u-boot/arch/sh/include/asm/
H A Dpci.h3 * SH4 PCI Controller (PCIC) for U-Boot.
23 /* PCI dword read for sh4 */
27 /* PCI dword write for sh4 */
/openbmc/qemu/target/sh4/
H A Dmeson.build13 target_arch += {'sh4': sh4_ss}
14 target_system_arch += {'sh4': sh4_system_ss}
H A DKconfig1 config SH4 config
/openbmc/u-boot/drivers/pci/
H A Dpci_sh4.c3 * SH4 PCI Controller (PCIC) for U-Boot.
8 * u-boot/arch/sh/cpu/sh4/pci-sh4.c
/openbmc/qemu/tests/tcg/sh4/
H A DMakefile.target6 # This triggers failures for sh4-linux about 10% of the time.
13 VPATH += $(SRC_PATH)/tests/tcg/sh4
/openbmc/openbmc/meta-openembedded/meta-gnome/recipes-gnome/gnome-desktop/gnome-desktop/
H A D0001-meson-Add-riscv32-to-seccomp-unsupported-list.patch22 -unsupported_cpus = ['alpha', 'ia64', 'm68k', 'sh4', 'sparc', 'sparc64']
23 +unsupported_cpus = ['alpha', 'ia64', 'm68k', 'riscv32', 'sh4', 'sparc', 'sparc64']
/openbmc/qemu/tests/functional/
H A Dtest_sh4_tuxrun.py20 'https://storage.tuxboot.com/20230331/sh4/zImage',
23 'https://storage.tuxboot.com/20230331/sh4/rootfs.ext4.zst',
/openbmc/qemu/include/hw/sh4/
H A Dsh.h30 #include "hw/sh4/sh_intc.h"
31 #include "target/sh4/cpu-qom.h"
/openbmc/openbmc/poky/meta/recipes-core/glibc/glibc/
H A D0012-eglibc-Resolve-__fpscr_values-on-SH4.patch4 Subject: [PATCH] eglibc: Resolve __fpscr_values on SH4
11 * sysdeps/sh/sh4/fpu/fpu_control.h: Add C++ __set_fpscr prototype.
/openbmc/u-boot/doc/
H A DREADME.sh21 This CPU has the SH4 core.
96 - SH7751R(SH4)
97 - SH7785(SH4)
/openbmc/qemu/configs/targets/
H A Dsh4-softmmu.mak1 TARGET_ARCH=sh4
H A Dsh4eb-softmmu.mak1 TARGET_ARCH=sh4
H A Dsh4-linux-user.mak1 TARGET_ARCH=sh4
H A Dsh4eb-linux-user.mak1 TARGET_ARCH=sh4
/openbmc/u-boot/board/renesas/sh7757lcr/
H A DREADME.sh7757lcr37 If we run this command, SH4 can control the G200.
38 The default setting is that SH4 cannot control the G200.
/openbmc/qemu/scripts/
H A Dprobe-gdb-support.py46 "sh4" : ["sh4", "sh4eb"],
/openbmc/qemu/configs/devices/sh4eb-softmmu/
H A Ddefault.mak3 include ../sh4-softmmu/default.mak
/openbmc/qemu/hw/sh4/
H A DKconfig4 depends on SH4
H A Dmeson.build8 hw_arch += {'sh4': sh4_ss}
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-extended/mozjs/mozjs-128/
H A Driscv32.patch47 ("sh4", "__sh__"),
58 "sh4-unknown-linux-gnu": little_endian + {"__sh__": 1},
/openbmc/qemu/configs/devices/sh4-softmmu/
H A Ddefault.mak1 # Default configuration for sh4-softmmu
/openbmc/qemu/linux-user/sh4/
H A Dmeson.build2 'sh4': generator(sh,
/openbmc/qemu/target/
H A DKconfig15 source sh4/Kconfig

1234