Home
last modified time | relevance | path

Searched +full:set +full:- +full:io +full:- +full:isolation (Results 1 – 25 of 92) sorted by relevance

1234

/openbmc/linux/Documentation/devicetree/bindings/soc/ti/
H A Dwkup-m3-ipc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/ti/wkup-m3-ipc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Dave Gerlach <d-gerlach@ti.com>
11 - Drew Fustini <dfustini@baylibre.com>
14 The TI AM33xx and AM43xx family of devices use a small Cortex M3 co-processor
17 C-states for CPU Idle. Once the wkup_m3_ipc driver uses the wkup_m3_rproc driver
29 On some boards like the AM335x EVM-SK and the AM437x GP EVM, a GPIO pin is
35 Support for IO Isolation
[all …]
/openbmc/linux/arch/x86/hyperv/
H A Divm.c1 // SPDX-License-Identifier: GPL-2.0
3 * Hyper-V Isolation VM interface with paravisor and hypervisor
15 #include <asm/io.h>
76 return -EFAULT; in hv_ghcb_hypercall()
85 return -EFAULT; in hv_ghcb_hypercall()
88 hv_ghcb->ghcb.protocol_version = GHCB_PROTOCOL_MAX; in hv_ghcb_hypercall()
89 hv_ghcb->ghcb.ghcb_usage = GHCB_USAGE_HYPERV_CALL; in hv_ghcb_hypercall()
91 hv_ghcb->hypercall.outputgpa = (u64)output; in hv_ghcb_hypercall()
92 hv_ghcb->hypercall.hypercallinput.asuint64 = 0; in hv_ghcb_hypercall()
93 hv_ghcb->hypercall.hypercallinput.callcode = control; in hv_ghcb_hypercall()
[all …]
/openbmc/u-boot/arch/arm/mach-keystone/
H A Dpsc.c1 // SPDX-License-Identifier: GPL-2.0+
5 * (C) Copyright 2012-2014
11 #include <asm/io.h>
16 * psc_delay() - delay for psc
27 * psc_wait() - Wait for end of transitional state
34 * Return: 0 when the domain is free. Returns -1 if a timeout occurred waiting
59 return -1; in psc_wait()
65 * psc_get_domain_num() - Get the domain number
80 * psc_set_state() - powers up/down a module
90 * Return: 0 on success, -1 if the module can't be powered up, or if there is a
[all …]
H A Dddr3.c1 // SPDX-License-Identifier: GPL-2.0+
5 * (C) Copyright 2012-2014
9 #include <asm/io.h>
15 #include <asm/ti-common/ti-edma3.h>
32 __raw_writel(phy_cfg->pllcr, base + KS2_DDRPHY_PLLCR_OFFSET); in ddr3_init_ddrphy()
35 tmp &= ~(phy_cfg->pgcr1_mask); in ddr3_init_ddrphy()
36 tmp |= phy_cfg->pgcr1_val; in ddr3_init_ddrphy()
39 __raw_writel(phy_cfg->ptr0, base + KS2_DDRPHY_PTR0_OFFSET); in ddr3_init_ddrphy()
40 __raw_writel(phy_cfg->ptr1, base + KS2_DDRPHY_PTR1_OFFSET); in ddr3_init_ddrphy()
41 __raw_writel(phy_cfg->ptr3, base + KS2_DDRPHY_PTR3_OFFSET); in ddr3_init_ddrphy()
[all …]
/openbmc/linux/arch/arm/mach-meson/
H A Dplatsmp.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 #include <linux/io.h>
23 #define MESON_SMP_SRAM_CPU_CTRL_ADDR_REG(c) (0x04 + ((c - 1) << 2))
31 #define MESON_CPU_PWR_A9_MEM_PD0_M(c) (0x0f << (32 - (c * 4)))
106 meson_smp_prepare_cpus("arm,cortex-a5-scu", "amlogic,meson8b-pmu", in meson8b_smp_prepare_cpus()
107 "amlogic,meson8b-smp-sram"); in meson8b_smp_prepare_cpus()
112 meson_smp_prepare_cpus("arm,cortex-a9-scu", "amlogic,meson8-pmu", in meson8_smp_prepare_cpus()
113 "amlogic,meson8-smp-sram"); in meson8_smp_prepare_cpus()
119 * Set the entry point before powering on the CPU through the SCU. This in meson_smp_begin_secondary_boot()
121 * system without power-cycling, or when taking the CPU offline and in meson_smp_begin_secondary_boot()
[all …]
/openbmc/linux/Documentation/trace/
H A Duser_events.rst2 user_events: User-based Event Tracing
8 --------
17 Typically programs will register a set of events that they wish to expose to
31 -----------
48 /* Input: Flags for future use, set to 0 */
61 The struct user_reg requires all the above inputs to be set appropriately.
63 + size: This must be set to sizeof(struct user_reg).
69 This must be 4 (32-bit) or 8 (64-bit). 64-bit values are only allowed to be
70 used on 64-bit kernels, however, 32-bit can be used on all kernels.
74 support for lower versions of the kernel. If a flag is not supported -EINVAL
[all …]
/openbmc/linux/Documentation/driver-api/
H A Dvfio.rst2 VFIO - "Virtual Function I/O" [1]_
7 allotted. This includes x86 hardware with AMD-Vi and Intel VT-d,
12 safe [2]_, non-privileged, userspace drivers.
19 bare-metal device drivers [3]_.
22 field, also benefit from low-overhead, direct device access from
23 userspace. Examples include network adapters (often non-TCP/IP based)
36 ---------------------------
42 as allowing a device read-write access to system memory imposes the
46 isolation properties into what was, in many cases, an interface only
52 This isolation is not always at the granularity of a single device
[all …]
/openbmc/docs/designs/mctp/
H A Dmctp-userspace.md20 provides a socket-based interface for other processes to send and receive
24 handling local MCTP-stack configuration, like local EID assignments.
30 2. one or more binding implementations (eg, MCTP-over-serial), which interact
33 3. an interface to handler applications over a unix-domain socket.
38 - an "upper" messaging transmit/receive interface, for tx/rx of a full message
41 - a "lower" hardware binding for transmit/receive of individual packets,
45 The lower interface would be plugged in to one of a number of hardware-specific
47 tree, but others can be plugged-in too, perhaps where the physical layer
48 implementation does not make sense to include in the platform-agnostic library.
54 suit those runtime environments (for example, POSIX IO may not be available on
[all …]
/openbmc/linux/drivers/power/reset/
H A Dkeystone-reset.c1 // SPDX-License-Identifier: GPL-2.0-only
10 #include <linux/io.h>
43 * rsctrl_enable_rspll_write - enable access to RSCTRL, RSCFG
72 {.compatible = "ti,keystone-reset", },
85 struct device *dev = &pdev->dev; in rsctrl_probe()
86 struct device_node *np = dev->of_node; in rsctrl_probe()
89 return -ENODEV; in rsctrl_probe()
92 pllctrl_regs = syscon_regmap_lookup_by_phandle(np, "ti,syscon-pll"); in rsctrl_probe()
96 devctrl_regs = syscon_regmap_lookup_by_phandle(np, "ti,syscon-dev"); in rsctrl_probe()
100 ret = of_property_read_u32_index(np, "ti,syscon-pll", 1, &rspll_offset); in rsctrl_probe()
[all …]
/openbmc/linux/drivers/staging/rtl8723bs/include/
H A Dhal_pwr_seq.h1 /* SPDX-License-Identifier: GPL-2.0 */
8 Check document WM-20130815-JackieLau-RTL8723B_Power_Architecture v08.vsd
10 0: POFF--Power Off
11 1: PDN--Power Down
12 2: CARDEMU--Card Emulation
13 3: ACT--Active Mode
14 4: LPS--Low Power State
15 5: SUS--Suspend
47 …DR_MAC, PWR_CMD_WRITE, BIT5, 0}, /*0x00[5] = 1b'0 release analog Ips to digital , 1:isolation*/ \
76 …ASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5}, /*0x00[5] = 1b'1 analog Ips to digital , 1:isolation*/ \
[all …]
/openbmc/linux/arch/powerpc/kernel/
H A Deeh.c1 // SPDX-License-Identifier: GPL-2.0-or-later
6 * Copyright 2001-2012 IBM Corporation.
29 #include <asm/io.h>
32 #include <asm/ppc-pci.h>
34 #include <asm/pte-walk.h>
40 * usual PCI framework, except by check-stopping the CPU. Systems
41 * that are designed for high-availability/reliability cannot afford
43 * An EEH-capable bridge operates by converting a detected error
44 * into a "slot freeze", taking the PCI adapter off-line, making
47 * ignored. EEH slot isolation events can be triggered by parity
[all …]
/openbmc/linux/include/linux/
H A Dbacking-dev-defs.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 #include <linux/radix-tree.h>
10 #include <linux/percpu-refcount.h>
27 WB_has_dirty_io, /* Dirty inodes on ->b_{dirty|io|more_io} */
73 * ->done should be set to a wb_completion defined using the following
78 #define WB_COMPLETION_INIT(bdi) __WB_COMPLETION_INIT(&(bdi)->wb_waitq)
86 * (bdi_writeback) is served by its embedded bdi->wb.
90 * memcg - blkcg combination can be served by its own wb by assigning a
91 * dedicated wb to each memcg, which enables isolation across different
92 * cgroups and propagation of IO back pressure down from the IO layer upto
[all …]
/openbmc/linux/drivers/pmdomain/bcm/
H A Dbcm2835-power.c1 // SPDX-License-Identifier: GPL-2.0+
8 #include <dt-bindings/soc/bcm2835-pm.h>
11 #include <linux/io.h>
12 #include <linux/mfd/bcm2835-pm.h>
16 #include <linux/reset-controller.h>
109 #define PM_READ(reg) readl(power->base + (reg))
110 #define PM_WRITE(reg, val) writel(PM_PASSWORD | (val), power->base + (reg))
154 void __iomem *base = power->asb; in bcm2835_asb_control()
163 if (power->rpivid_asb) in bcm2835_asb_control()
164 base = power->rpivid_asb; in bcm2835_asb_control()
[all …]
/openbmc/linux/Documentation/driver-api/media/drivers/
H A Dpvrusb2.rst1 .. SPDX-License-Identifier: GPL-2.0
9 ----------
13 Its history started with the reverse-engineering effort by Björn
29 1. Low level wire-protocol implementation with the device.
38 tear-down, arbitration, and interaction with high level
61 --------
65 want to set a few controlling environment variables first in order
70 --------------------------------------
76 pvrusb2-audio.[ch] - This is glue logic that resides between this
80 pvrusb2-context.[ch] - This module implements the context for an
[all …]
/openbmc/linux/drivers/pnp/isapnp/
H A Dcore.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * 2000-01-01 Added quirks handling for buggy hardware
8 * Peter Denison <peterd@pnd-pc.demon.co.uk>
9 * 2000-06-14 Added isapnp_probe_devs() and isapnp_activate_dev()
11 * 2001-06-03 Added release_region calls to correspond with
14 * 2001-11-07 Added isapnp_{,un}register_driver calls along the lines
17 * 2002-06-06 Made the use of dma channel 0 configurable
19 * 2002-10-06 Ported to PnP Layer - Adam Belay <ambx1@neo.rr.com>
20 * 2003-08-11 Resource Management Updates - Adam Belay <ambx1@neo.rr.com>
30 #include <asm/io.h>
[all …]
/openbmc/linux/drivers/clk/xilinx/
H A Dxlnx_vcu.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2016 - 2017 Xilinx, Inc.
11 #include <linux/clk-provider.h>
14 #include <linux/io.h>
16 #include <linux/mfd/syscon/xlnx-vcu.h>
22 #include <dt-bindings/clock/xlnx-vcu.h>
50 * struct xvcu_device - Xilinx VCU init device structure
81 * struct xvcu_pll_cfg - Helper data
203 * xvcu_read - Read from the VCU register space
216 * xvcu_write - Write to the VCU register space
[all …]
/openbmc/linux/init/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
8 - Re-run Kconfig when the compiler is updated
13 - Ensure full rebuild when the compiler is updated
14 include/linux/compiler-version.h contains this option in the comment
16 auto-generated dependency. When the compiler is updated, syncconfig
20 def_bool $(success,test "$(cc-name)" = GCC)
24 default $(cc-version) if CC_IS_GCC
28 def_bool $(success,test "$(cc-name)" = Clang)
32 default $(cc-version) if CC_IS_CLANG
36 def_bool $(success,test "$(as-name)" = GNU)
[all …]
/openbmc/openbmc/poky/scripts/
H A Dpatchtest.README8 - a patch in mbox format (either created with `git format-patch` or fetched
10 - a test suite
11 - a target repository
14 openembedded-core repository [1], targeted for patches that get into the
15 openembedded-core mailing list [2]. This suite is also intended as a
24 the tools available in oe-core: https://git.yoctoproject.org/patchtest/
29 guide](https://docs.yoctoproject.org/brief-yoctoprojectqs/index.html)
32 by running `pip install -r meta/lib/patchtest/requirements.txt`. Note
33 that git-pw is not automatically added to the user's PATH; by default,
34 it is installed at ~/.local/bin/git-pw.
[all …]
/openbmc/linux/Documentation/filesystems/
H A Dxfs-self-describing-metadata.rst1 .. SPDX-License-Identifier: GPL-2.0
46 you can't look at a single metadata block in isolation and say "yes, it is
70 Luckily, almost all XFS metadata has magic numbers embedded already - only the
72 magic numbers. Hence we can change the on-disk format of all these objects to
87 hence a 32 bit CRC is more than sufficient to detect multi-bit errors in
100 mis-directed writes - a write might be misdirected to the wrong LUN and so be
125 analysis is how recently the block was modified. Correlation of set of corrupted
129 present that the run-time verification is not detecting.
151 Validation of self-describing metadata takes place at runtime in two places:
153 - immediately after a successful read from disk
[all …]
/openbmc/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
H A Dhw.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 2009-2012 Realtek Corporation.*/
27 *((u32 *) (val)) = rtlpci->receive_config; in rtl92se_get_hw_reg()
31 *((enum rf_pwrstate *)(val)) = ppsc->rfpwr_state; in rtl92se_get_hw_reg()
35 *((bool *) (val)) = ppsc->fw_current_inpsmode; in rtl92se_get_hw_reg()
51 *((bool *)(val)) = rtlpriv->dm.current_mrc_switch; in rtl92se_get_hw_reg()
81 if (rtlhal->version == VERSION_8192S_ACUT) in rtl92se_set_hw_reg()
120 rtlpriv->cfg->ops->set_hw_reg(hw, in rtl92se_set_hw_reg()
129 reg_tmp = (mac->cur_40_prime_sc) << 5; in rtl92se_set_hw_reg()
142 if (rtlpriv->sec.pairwise_enc_algorithm == in rtl92se_set_hw_reg()
[all …]
/openbmc/linux/drivers/hv/
H A Dhv.c1 // SPDX-License-Identifier: GPL-2.0-only
11 #include <linux/io.h>
30 * hv_init - Main initialization routine.
38 return -ENOMEM; in hv_init()
43 * hv_post_message - Post a message using the hypervisor message IPC.
56 return -EMSGSIZE; in hv_post_message()
67 aligned_msg = this_cpu_ptr(hv_context.cpu_context)->post_msg_page; in hv_post_message()
71 aligned_msg->connectionid = connection_id; in hv_post_message()
72 aligned_msg->reserved = 0; in hv_post_message()
73 aligned_msg->message_type = message_type; in hv_post_message()
[all …]
/openbmc/linux/drivers/pinctrl/ti/
H A Dpinctrl-ti-iodelay.c2 * Support for configuration of IO Delay module found on Texas Instruments SoCs
5 * Copyright (C) 2015-2017 Texas Instruments Incorporated - https://www.ti.com/
14 #include <linux/io.h>
23 #include <linux/pinctrl/pinconf-generic.h>
30 #define DRIVER_NAME "ti-iodelay"
33 * struct ti_iodelay_reg_data - Describes the registers for the iodelay instance
89 * struct ti_iodelay_reg_values - Computed io_reg configuration values (see TRM)
112 * struct ti_iodelay_cfg - Description of each configuration parameters
124 * struct ti_iodelay_pingroup - Structure that describes one group
127 * @config: pinconf "Config" - currently a dummy value
[all …]
/openbmc/linux/arch/ia64/kernel/
H A Dmca_drv.c1 // SPDX-License-Identifier: GPL-2.0-only
106 * mca_page_isolate - isolate a poisoned page in order not to use it later
151 * mca_hanlder_bh - Kill the process which occurred memory read error
161 raw_smp_processor_id(), current->pid, in mca_handler_bh()
163 iip, ipsr, paddr, current->comm); in mca_handler_bh()
168 printk(KERN_DEBUG "Page isolation: ( %lx ) success.\n", paddr); in mca_handler_bh()
171 printk(KERN_CRIT "Page isolation: ( %lx ) failure.\n", paddr); in mca_handler_bh()
183 * mca_make_peidx - Make index of processor error section
195 u64 total_check_num = slpi->valid.num_cache_check in mca_make_peidx()
196 + slpi->valid.num_tlb_check in mca_make_peidx()
[all …]
/openbmc/linux/Documentation/admin-guide/
H A Dkernel-parameters.txt5 force -- enable ACPI if default was off
6 on -- enable ACPI but allow fallback to DT [arm64,riscv64]
7 off -- disable ACPI if default was on
8 noirq -- do not use ACPI for IRQ routing
9 strict -- Be less tolerant of platforms that are not
11 rsdt -- prefer RSDT over (default) XSDT
12 copy_dsdt -- copy DSDT to memory
26 If set to vendor, prefer vendor-specific driver
29 If set to video, use the ACPI video.ko driver.
30 If set to native, use the device's native backlight mode.
[all …]
/openbmc/u-boot/drivers/net/mscc_eswitch/
H A Docelot_switch.c1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
12 #include <linux/io.h>
110 #define MAX_PORT (PORT3 - PORT0)
147 struct mscc_miim_dev *miim = (struct mscc_miim_dev *)bus->priv; in mscc_miim_reset()
149 if (miim->phy_regs) { in mscc_miim_reset()
150 writel(0, miim->phy_regs + PHY_CFG); in mscc_miim_reset()
152 | PHY_CFG_ENA, miim->phy_regs + PHY_CFG); in mscc_miim_reset()
179 ofnode_parse_phandle_with_args(node, "phy-handle", NULL, 0, 0, in ocelot_mdiobus_init()
190 phy_size[i] = res.end - res.start; in ocelot_mdiobus_init()
193 strcpy(bus->name, "miim-internal"); in ocelot_mdiobus_init()
[all …]

1234