/openbmc/skeleton/pychassisctl/ |
H A D | chassis_control.py | 18 MACHINE_ID = "/etc/machine-id" 27 def getUuid(self): argument 41 def __init__(self, bus, name): argument 42 super(ChassisControlObject, self).__init__(conn=bus, object_path=name) 44 self.dbus_objects = { 46 "bus_name": "org.openbmc.control.Power", 48 "interface_name": "org.openbmc.control.Power", 63 self.Set(DBUS_NAME, "uuid", self.getUuid()) 64 self.Set(DBUS_NAME, "reboot", 0) 67 self.power_button_signal_handler, [all …]
|
/openbmc/openbmc-test-automation/lib/ |
H A D | tally_sheet.py | 43 boot_test_results.add_row('BMC Power On') 44 boot_test_results.add_row('BMC Power Off') 47 boot_test_results.inc_row_field('BMC Power On', 'pass') 48 boot_test_results.inc_row_field('BMC Power Off', 'pass') 49 boot_test_results.inc_row_field('BMC Power On', 'fail') 58 ----------------------------------- ----- ---- ---- 59 BMC Power On 2 1 1 60 BMC Power Off 1 1 0 67 self, argument 81 self.__obj_name = obj_name [all …]
|
H A D | bmc_redfish_utils.py | 20 def __init__(self): argument 25 self.__inited__ = False 27 self._redfish_ = BuiltIn().get_library_instance("redfish") 36 self.__inited__ = True 40 self._redfish_.login() 41 self._rest_response_ = self._redfish_.get( 46 if self._rest_response_.status == 200: 47 self.__inited__ = True 50 "${REDFISH_REST_SUPPORTED}", self.__inited__ 53 def get_redfish_session_info(self): argument [all …]
|
H A D | boot_data.py | 38 ) or BuiltIn().get_variable_value("${PLATFORM_ARCH_TYPE}", default="power") 76 # Pre-process the file by removing blank lines and comment lines. 80 cmd_buf = "egrep -v '^[ ]*$|^[ ]*#' " + file_path + " > " + temp_file_path 107 Return a list of all of the valid boot types (e.g. ['REST Power On', 'REST Power Off', ...]). 132 boot_lists[All][0]: REST Power On 133 boot_lists[All][1]: REST Power Off 167 boot_list An array (i.e. list) of boot test types (e.g. "REST Power On"). 187 self, boot_table, boot_pass=0, boot_fail=0, obj_name="boot_results" argument 206 self.__obj_name = obj_name 207 self.__initial_boot_pass = boot_pass [all …]
|
/openbmc/openbmc/poky/meta/lib/oeqa/controllers/ |
H A D | controllerimage.py | 3 # SPDX-License-Identifier: MIT 6 # tests using a "controller image" - this is a "known good" image that is 11 # For an example controller image, see core-image-testcontroller 12 # (meta/recipes-extended/images/core-image-testcontroller.bb) 31 def __init__(self, d): argument 32 super(ControllerImageHardwareTarget, self).__init__(d) 36 self.ip = addr.split(":")[0] 38 self.port = addr.split(":")[1] 40 self.port = None 41 bb.note("Target IP: %s" % self.ip) [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/usb/ |
H A D | usb251xb.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Microchip USB 2.0 Hi-Speed Hub Controller 10 - Richard Leitner <richard.leitner@skidata.com> 15 - microchip,usb2422 16 - microchip,usb2512b 17 - microchip,usb2512bi 18 - microchip,usb2513b 19 - microchip,usb2513bi [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/memory-controllers/ |
H A D | rockchip,rk3399-dmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/rockchip,rk3399-dmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Brian Norris <briannorris@chromium.org> 15 - rockchip,rk3399-dmc 17 devfreq-events: 21 Documentation/devicetree/bindings/devfreq/event/rockchip-dfi.txt. 26 clock-names: 28 - const: dmc_clk [all …]
|
/openbmc/linux/include/soc/at91/ |
H A D | sama7-ddr.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 33 #define DDR3PHY_ACIOCR_CSPDD_CS0 (1 << 18) /* CS#[0] Power Down Driver */ 34 #define DDR3PHY_ACIOCR_CKPDD_CK0 (1 << 8) /* CK[0] Power Down Driver */ 35 #define DDR3PHY_ACIORC_ACPDD (1 << 3) /* AC Power Down Driver */ 38 #define DDR3PHY_DXCCR_DXPDR (1 << 3) /* Data Power Down Receiver */ 41 #define DDR3PHY_DSGCR_ODTPDD_ODT0 (1 << 20) /* ODT[0] Power Down Driver */ 44 #define DDR3PHY_ZQ0SR0_PDO_OFF (0) /* Pull-down output impedance select offset */ 45 #define DDR3PHY_ZQ0SR0_PUO_OFF (5) /* Pull-up output impedance select offset */ 46 #define DDR3PHY_ZQ0SR0_PDODT_OFF (10) /* Pull-down on-die termination impedance select offset */ 47 #define DDR3PHY_ZQ0SRO_PUODT_OFF (15) /* Pull-up on-die termination impedance select offset */ [all …]
|
H A D | at91sam9_ddrsdr.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 46 #define AT91_DDRSDRC_OCD (1 << 12) /* Off-Chip Driver [SAM9 Only] */ 63 #define AT91_DDRSDRC_TXSNR (0xff << 8) /* Exit self-refresh to non-read */ 64 #define AT91_DDRSDRC_TXSRD (0xff << 16) /* Exit self-refresh to read */ 65 #define AT91_DDRSDRC_TXP (0xf << 24) /* Exit power-down delay */ 68 #define AT91_DDRSDRC_TXARD (0xf << 0) /* Exit active power down delay to read command in mode "F… 69 #define AT91_DDRSDRC_TXARDS (0xf << 4) /* Exit active power down delay to read command in mode "… 73 #define AT91_DDRSDRC_LPR 0x1C /* Low Power Register */ 74 #define AT91_DDRSDRC_LPCB (3 << 0) /* Low-power Configurations */ 80 #define AT91_DDRSDRC_LPDDR2_PWOFF (1 << 3) /* LPDDR Power Off */ [all …]
|
/openbmc/linux/tools/crypto/ccp/ |
H A D | test_dbc.py | 2 # SPDX-License-Identifier: GPL-2.0 25 def system_is_secured() -> bool: 34 def __init__(self, data) -> None: argument 35 self.d = None 36 self.signature = b"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" 37 self.uid = b"1111111111111111" 40 def setUp(self) -> None: argument 41 self.d = open(DEVICE_NODE) 44 def tearDown(self) -> None: argument 45 if self.d: [all …]
|
/openbmc/u-boot/doc/device-tree-bindings/clock/ |
H A D | rockchip,rk3288-dmc.txt | 3 - compatible: "rockchip,rk3288-dmc", "syscon" 4 - rockchip,cru: this driver should access cru regs, so need get cru here 5 - rockchip,grf: this driver should access grf regs, so need get grf here 6 - rockchip,pmu: this driver should access pmu regs, so need get pmu here 7 - rockchip,sgrf: this driver should access sgrf regs, so need get sgrf here 8 - rockchip,noc: this driver should access noc regs, so need get noc here 9 - reg: dynamic ram protocol controller(PCTL) address and phy controller(PHYCTL) address 10 - clock: must include clock specifiers corresponding to entries in the clock-names property. 11 - clock-output-names: from common clock binding to override the default output clock name 18 -logic-supply: this driver should adjust VDD_LOGIC according to dmc frequency, so need get logic-su… [all …]
|
/openbmc/openbmc/poky/bitbake/lib/progressbar/ |
H A D | widgets.py | 1 # -*- coding: utf-8 -*- 3 # progressbar - Text progress bar library for Python. 6 # SPDX-License-Identifier: LGPL-2.1-or-later OR BSD-3-Clause-Clear 20 # Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA 58 def update(self, pbar): argument 61 pbar - a reference to the calling ProgressBar 74 def update(self, pbar, width): argument 77 pbar - a reference to the calling ProgressBar 78 width - The total width the widget must fill 88 def __init__(self, format='Elapsed Time: %s'): argument [all …]
|
/openbmc/phosphor-dbus-interfaces/yaml/xyz/openbmc_project/State/ |
H A D | Chassis.interface.yaml | 1 description: Implement to provide the chassis power management 4 - name: RequestedPowerTransition 5 type: enum[self.Transition] 8 The desired power transition to start on this chassis. This will be 9 preserved across AC power cycles of the BMC. 11 - xyz.openbmc_project.State.Chassis.Error.BMCNotReady 12 - xyz.openbmc_project.Common.Error.Unavailable 14 - name: CurrentPowerState 15 type: enum[self.PowerState] 17 A read-only property describing the current chassis power state. A [all …]
|
H A D | Host.interface.yaml | 5 - name: RequestedHostTransition 6 type: enum[self.Transition] 9 The desired host transition. This will be preserved across AC power 12 - xyz.openbmc_project.State.Host.Error.BMCNotReady 13 - xyz.openbmc_project.Common.Error.NotAllowed 14 - xyz.openbmc_project.Common.Error.Unavailable 16 - name: AllowedHostTransitions 17 type: set[enum[self.Transition]] 19 - const 26 - name: CurrentHostState [all …]
|
H A D | Watchdog.interface.yaml | 5 - name: ResetTimeRemaining 12 - name: EnableWatchdog 18 - xyz.openbmc_project.Common.Error.InternalFailure 21 - name: Initialized 26 - name: Enabled 31 - name: LogTimeout 37 - name: ExpireAction 38 type: enum[self.Action] 42 - name: Interval 45 Time interval to arm the watchdog, in milli-second. [all …]
|
/openbmc/linux/scripts/gdb/linux/ |
H A D | genpd.py | 1 # SPDX-License-Identifier: GPL-2.0 25 if dev['power']['runtime_error']: 27 if dev['power']['disable_depth']: 35 return _RPM_STATUS_LOOKUP[dev['power']['runtime_status']] 43 def __init__(self): argument 44 super(LxGenPDSummary, self).__init__('lx-genpd-summary', gdb.COMMAND_DATA) 46 def summary_one(self, genpd): argument 50 status_string = 'off-{}'.format(genpd['state_idx']) 59 gdb.write('%-30s %-15s %s\n' % ( 70 gdb.write(' %-50s %s\n' % (kobj_path, rtpm_status_str(dev))) [all …]
|
/openbmc/linux/drivers/usb/host/ |
H A D | ohci-omap.c | 1 // SPDX-License-Identifier: GPL-1.0+ 6 * (C) Copyright 2000-2005 David Brownell 7 * (C) Copyright 2002 Hewlett-Packard Company 13 * and on ohci-sa1111.c by Christopher Hoover <ch@hpl.hp.com> 19 #include <linux/dma-mapping.h> 28 #include <linux/platform_data/usb-omap1.h> 29 #include <linux/soc/ti/omap1-usb.h> 30 #include <linux/soc/ti/omap1-mux.h> 31 #include <linux/soc/ti/omap1-soc.h> 32 #include <linux/soc/ti/omap1-io.h> [all …]
|
H A D | ohci-s3c2410.c | 1 // SPDX-License-Identifier: GPL-1.0+ 6 * (C) Copyright 2000-2002 David Brownell <dbrownell@users.sourceforge.net> 7 * (C) Copyright 2002 Hewlett-Packard Company 14 * Modified for S3C2410 from ohci-sa1111.c, ohci-omap.c and ohci-lh7a40.c 28 #include <linux/platform_data/usb-ohci-s3c2410.h> 55 return dev_get_platdata(hcd->self.controller); in to_s3c2410_info() 60 struct s3c2410_hcd_info *info = dev_get_platdata(&dev->dev); in s3c2410_start_hc() 62 dev_dbg(&dev->dev, "s3c2410_start_hc:\n"); in s3c2410_start_hc() 70 info->hcd = hcd; in s3c2410_start_hc() 71 info->report_oc = s3c2410_hcd_oc; in s3c2410_start_hc() [all …]
|
/openbmc/qemu/tests/functional/ |
H A D | test_ppc64_hv.py | 4 # target machines. powernv supports the Power hypervisor ISA, and 5 # pseries supports the nested-HV hypervisor spec. 10 # later. See the COPYING file in the top-level directory. 54 panic_message = 'Kernel panic - not syncing' 58 ('https://dl-cdn.alpinelinux.org/alpine/v3.18/' 59 'releases/ppc64le/alpine-standard-3.18.4-ppc64le.iso'), 62 def extract_from_iso(self, iso, path): argument 73 os.chdir(self.workdir) 76 cmd = "xorriso -osirrox on -indev %s -cpx %s %s" % (iso, path, filename) 86 # interprets it as an absolute path and drops the self.workdir part. [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/arm64/freescale/yitian710/sys/ |
H A D | ali_drw.json | 24 "BriefDescription": "A Read-Modify-Write Op at HIF interface. The unit is 64B.", 136 "BriefDescription": "A read-write turnaround.", 150 "BriefDescription": "A Write-After-Read hazard.", 157 "BriefDescription": "A Read-After-Write hazard.", 164 "BriefDescription": "A Write-After-Write hazard.", 171 "BriefDescription": "Rank0 enters self-refresh(SRE).", 178 "BriefDescription": "Rank1 enters self-refresh(SRE).", 185 "BriefDescription": "Rank2 enters self-refresh(SRE).", 192 "BriefDescription": "Rank3 enters self-refresh(SRE).", 199 "BriefDescription": "Rank0 enters power-down(PDE).", [all …]
|
/openbmc/phosphor-dbus-interfaces/yaml/xyz/openbmc_project/Control/Power/ |
H A D | Mode.interface.yaml | 2 Customer requested system power mode. 5 - name: PowerMode 6 type: enum[self.PowerMode] 9 This property shall contain the computer system power mode setting. 10 This defines the processor speed based on the priority of power 13 - xyz.openbmc_project.Common.Error.InvalidArgument 14 - xyz.openbmc_project.Common.Error.NotAllowed 16 - name: SafeMode 19 - readonly 23 this is true, the system power mode is not being used in the system. [all …]
|
H A D | ACPIPowerState.interface.yaml | 2 Implement to set/get ACPI power status 5 - name: SysACPIStatus 6 type: enum[self.ACPI] 9 The ACPI system power status. 11 - name: DevACPIStatus 12 type: enum[self.ACPI] 15 The ACPI device power status. 18 - name: ACPI 22 - name: S0_G0_D0 25 - name: S1_D1 [all …]
|
/openbmc/dbus-sensors/src/exit-air/ |
H A D | ExitAirTempSensor.cpp | 8 // http://www.apache.org/licenses/LICENSE-2.0 95 std::visit(VariantToDoubleVisitor(), findValue->second); in setupSensorMatch() 120 conn->async_method_call( in setMaxPWM() 134 const std::string& owner = objDict.begin()->first; in setMaxPWM() 136 conn->async_method_call( in setMaxPWM() 151 conn->async_method_call( in setMaxPWM() 213 auto self = weakRef.lock(); in setupMatches() local 214 if (!self) in setupMatches() 218 self->tachReadings[message.get_path()] = value; in setupMatches() 219 if (self->tachRanges.find(message.get_path()) == in setupMatches() [all …]
|
/openbmc/linux/arch/arm/mach-socfpga/ |
H A D | self-refresh.S | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * Copyright (C) 2014-2015 Altera Corporation. All rights reserved. 32 .arch armv7-a 44 * return value: lower 16 bits: loop count going into self refresh 45 * upper 16 bits: loop count exiting self refresh 48 /* Enable dynamic clock gating in the Power Control Register. */ 53 /* Enable self refresh: set sdr.ctrlgrp.lowpwreq.selfrshreq = 1 */ 89 /* Disable self-refresh: set sdr.ctrlgrp.lowpwreq.selfrshreq = 0 */ 109 * Shift loop count for exiting self refresh into upper 16 bits. 110 * Leave loop count for requesting self refresh in lower 16 bits. [all …]
|
/openbmc/linux/arch/arm/mach-at91/ |
H A D | pm_suspend.S | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * arch/arm/mach-at91/pm_slow_clock.S 13 #include "pm_data-offsets.h" 16 .arch armv7-a 91 * Set state for 2.5V low power regulator 92 * @ena: 0 - disable regulator 93 * 1 - enable regulator 125 * Enable self-refresh 164 /* Switch to self-refresh. */ 170 /* Wait for self-refresh enter. */ [all …]
|