/openbmc/linux/drivers/phy/rockchip/ |
H A D | phy-rockchip-dp.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Rockchip DP PHY driver 5 * Copyright (C) 2016 FuZhou Rockchip Co., Ltd. 6 * Author: Yakir Yang <ykk@@rock-chips.com> 13 #include <linux/phy/phy.h> 32 static int rockchip_set_phy_state(struct phy *phy, bool enable) in rockchip_set_phy_state() argument 34 struct rockchip_dp_phy *dp = phy_get_drvdata(phy); in rockchip_set_phy_state() local 38 ret = regmap_write(dp->grf, GRF_SOC_CON12, in rockchip_set_phy_state() 42 dev_err(dp->dev, "Can't enable PHY power %d\n", ret); in rockchip_set_phy_state() 46 ret = clk_prepare_enable(dp->phy_24m); in rockchip_set_phy_state() [all …]
|
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 2 obj-$(CONFIG_PHY_ROCKCHIP_DP) += phy-rockchip-dp.o 3 obj-$(CONFIG_PHY_ROCKCHIP_DPHY_RX0) += phy-rockchip-dphy-rx0.o 4 obj-$(CONFIG_PHY_ROCKCHIP_EMMC) += phy-rockchip-emmc.o 5 obj-$(CONFIG_PHY_ROCKCHIP_INNO_CSIDPHY) += phy-rockchip-inno-csidphy.o 6 obj-$(CONFIG_PHY_ROCKCHIP_INNO_DSIDPHY) += phy-rockchip-inno-dsidphy.o 7 obj-$(CONFIG_PHY_ROCKCHIP_INNO_HDMI) += phy-rockchip-inno-hdmi.o 8 obj-$(CONFIG_PHY_ROCKCHIP_INNO_USB2) += phy-rockchip-inno-usb2.o 9 obj-$(CONFIG_PHY_ROCKCHIP_NANENG_COMBO_PHY) += phy-rockchip-naneng-combphy.o 10 obj-$(CONFIG_PHY_ROCKCHIP_PCIE) += phy-rockchip-pcie.o [all …]
|
H A D | phy-rockchip-typec.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd 4 * Author: Chris Zhong <zyw@rock-chips.com> 5 * Kever Yang <kever.yang@rock-chips.com> 7 * The ROCKCHIP Type-C PHY has two PLL clocks. The first PLL clock 8 * is used for USB3, the second PLL clock is used for DP. This Type-C PHY has 9 * 3 working modes: USB3 only mode, DP only mode, and USB3+DP mode. 11 * PHY to switch mode between USB3 and USB3+DP, without disconnecting the USB 13 * In The DP only mode, only the DP PLL needs to be powered on, and the 4 lanes 14 * are all used for DP. [all …]
|
H A D | phy-rockchip-inno-usb2.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Rockchip USB2.0 PHY with Innosilicon IP block driver 5 * Copyright (C) 2016 Fuzhou Rockchip Electronics Co., Ltd 9 #include <linux/clk-provider.h> 11 #include <linux/extcon-provider.h> 23 #include <linux/phy/phy.h> 52 * enum usb_chg_state - Different states involved in USB charger detection. 91 * struct rockchip_chg_det_reg - usb charger detect registers 96 * @idp_sink_en: open dp sink current. 100 * @vdp_src_en: open dp voltage source. [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/phy/ |
H A D | phy-rockchip-typec.txt | 1 * ROCKCHIP type-c PHY 2 --------------------- 5 - compatible : must be "rockchip,rk3399-typec-phy" 6 - reg: Address and length of the usb phy control register set 7 - rockchip,grf : phandle to the syscon managing the "general 9 - clocks : phandle + clock specifier for the phy clocks 10 - clock-names : string, clock name, must be "tcpdcore", "tcpdphy-ref"; 11 - assigned-clocks: main clock, should be <&cru SCLK_UPHY0_TCPDCORE> or 13 - assigned-clock-rates : the phy core clk frequency, shall be: 50000000 14 - resets : a list of phandle + reset specifier pairs [all …]
|
H A D | rockchip,rk3288-dp-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/rockchip,rk3288-dp-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Rockchip specific extensions to the Analogix Display Port PHY 10 - Heiko Stuebner <heiko@sntech.de> 14 const: rockchip,rk3288-dp-phy 19 clock-names: 22 "#phy-cells": 26 - compatible [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/display/rockchip/ |
H A D | rockchip,analogix-dp.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/display/rockchip/rockchip,analogix-dp.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Rockchip specific extensions to the Analogix Display Port 10 - Sandy Huang <hjc@rock-chips.com> 11 - Heiko Stuebner <heiko@sntech.de> 16 - rockchip,rk3288-dp 17 - rockchip,rk3399-edp 23 clock-names: [all …]
|
H A D | cdn-dp-rockchip.txt | 1 Rockchip RK3399 specific extensions to the cdn Display Port 5 - compatible: must be "rockchip,rk3399-cdn-dp" 7 - reg: physical base address of the controller and length 9 - clocks: from common clock binding: handle to dp clock. 11 - clock-names: from common clock binding: 12 Required elements: "core-clk" "pclk" "spdif" "grf" 14 - resets : a list of phandle + reset specifier pairs 15 - reset-names : string of reset names 17 - power-domains : power-domain property defined with a phandle 19 - assigned-clocks: main clock, should be <&cru SCLK_DP_CORE> [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/soc/rockchip/ |
H A D | grf.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/soc/rockchip/grf.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Rockchip General Register Files (GRF) 10 - Heiko Stuebner <heiko@sntech.de> 15 - items: 16 - enum: 17 - rockchip,rk3288-sgrf 18 - rockchip,rk3566-pipe-grf [all …]
|
/openbmc/linux/drivers/gpu/drm/rockchip/ |
H A D | cdn-dp-core.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd 4 * Author: Chris Zhong <zyw@rock-chips.com> 12 #include <linux/phy/phy.h> 16 #include <sound/hdmi-codec.h> 25 #include "cdn-dp-core.h" 26 #include "cdn-dp-reg.h" 50 #define CDN_DP_FIRMWARE "rockchip/dptx.bin" 62 { .compatible = "rockchip,rk3399-cdn-dp", 69 static int cdn_dp_grf_write(struct cdn_dp_device *dp, in cdn_dp_grf_write() argument [all …]
|
H A D | cdn-dp-core.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * Copyright (C) 2016 Chris Zhong <zyw@rock-chips.com> 4 * Copyright (C) 2016 ROCKCHIP, Inc. 13 #include <sound/hdmi-codec.h> 56 struct cdn_dp_device *dp; member 59 struct phy *phy; member 80 const struct firmware *fw; /* cdn dp firmware */
|
H A D | cdn-dp-reg.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd 4 * Author: Chris Zhong <zyw@rock-chips.com> 114 /* dptx phy addr */ 175 /* dp aux addr */ 400 #define MAX_NUM_CH(x) (((x) & 0x1f) - 1) 401 #define NUM_OF_I2S_PORTS(x) ((((x) / 2 - 1) & 0x3) << 5) 403 #define CFG_SUB_PCKT_NUM(x) ((((x) - 1) & 0x7) << 11) 404 #define AUDIO_CH_NUM(x) ((((x) - 1) & 0x1f) << 2) 454 void cdn_dp_clock_reset(struct cdn_dp_device *dp); [all …]
|
/openbmc/linux/arch/arm/boot/dts/rockchip/ |
H A D | rk3288.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/interrupt-controller/irq.h> 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/pinctrl/rockchip.h> 7 #include <dt-bindings/clock/rk3288-cru.h> 8 #include <dt-bindings/power/rk3288-power.h> 9 #include <dt-bindings/thermal/thermal.h> 10 #include <dt-bindings/soc/rockchip,boot-mode.h> 13 #address-cells = <2>; [all …]
|
/openbmc/linux/arch/arm64/boot/dts/rockchip/ |
H A D | rk3399.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Copyright (c) 2016 Fuzhou Rockchip Electronics Co., Ltd 6 #include <dt-bindings/clock/rk3399-cru.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rk3399-power.h> 12 #include <dt-bindings/thermal/thermal.h> 15 compatible = "rockchip,rk3399"; [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | rk3399.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd. 6 #include <dt-bindings/clock/rk3399-cru.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rk3399-power.h> 12 #include <dt-bindings/thermal/thermal.h> 16 compatible = "rockchip,rk3399"; [all …]
|
/openbmc/u-boot/arch/arm/mach-rockchip/rk3399/ |
H A D | Kconfig | 10 with full function and phisical connectors support like type-C ports, 11 usb2.0 host ports, LVDS, JTAG, MAC, SDcard, HDMI, USB-2-serial... 14 bool "Theobroma Systems RK3399-Q7 (Puma)" 16 The RK3399-Q7 (Puma) is a system-on-module (designed and 17 marketed by Theobroma Systems) featuring the Rockchip RK3399 18 in a Qseven-compatible form-factor (running of a single 5V 19 supply and exposing its external interfaces on a MXM-230 22 Key features of the RK3399-Q7 include: 23 * on-module USB 3.0 hub (2x USB 3.0 host + 1x USB 2.0 host) 24 * USB 3.0 dual-role [all …]
|
/openbmc/linux/ |
H A D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-scsi@vger.kernel.org 88 F: drivers/scsi/3w-* [all …]
|
H A D | opengrok0.0.log | 1 2024-12-28 20:09:05.996-0600 FINEST t1171 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/linux/drivers/staging/media/av7110/video-continue.rst.gz' 2 2024-12-28 20:09:05.942-0600 FINEST t1149 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/u-boot/arch/sh/config.mk.gz' 3 2024-12-2 [all...] |
H A D | opengrok1.0.log | 1 2024-12-28 20:07:11.902-0600 FINER t583 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' 2 2024-12-28 20:07:11.913-0600 FINEST t583 Statistics.logIt: Added: '/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' (CAnalyzer) (took 116 ms) 3 2024-12-28 20:07:11.899-0600 FINER t593 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/tools/testing/selftests/powerpc/tm/tm-signa [all...] |
H A D | opengrok2.0.log | 1 2024-12-28 20:05:26.116-0600 FINEST t586 Statistics.logIt: Added: '/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/rtnetlink.sh' (ShAnalyzer) (took 79 ms) 2 2024-12-28 20:05:26.112-0600 FINER t592 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/qemu',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/qemu/chardev/spice.c' 3 2024-12-28 20:05:26.116-0600 FINEST t592 Statistics.logIt: Added: '/openbmc/qemu/chardev/spice.c' (CAnalyzer) (took 33 ms) 4 2024-1 [all...] |
/openbmc/ |
D | opengrok1.0.log | 1 2025-01-24 03:00:36.558-0600 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler 2 2025-01-24 03:00:36.684-0600 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, - [all...] |
D | opengrok2.0.log | 1 2025-01-23 03:00:35.620-0600 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler 2 2025-01-23 03:00:35.747-0600 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, - [all...] |