Searched full:pll0_out (Results 1 – 5 of 5) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/clock/ |
H A D | starfive,jh7110-syscrg.yaml | 61 - const: pll0_out 75 - const: pll0_out 115 "pll0_out", "pll1_out", "pll2_out";
|
/openbmc/linux/drivers/clk/starfive/ |
H A D | clk-starfive-jh7110-sys.c | 434 pllclk = clk_get(priv->dev, "pll0_out"); in jh7110_syscrg_probe() 437 priv->pll[0] = devm_clk_hw_register_fixed_factor(priv->dev, "pll0_out", in jh7110_syscrg_probe() 511 parents[i].fw_name = "pll0_out"; in jh7110_syscrg_probe()
|
H A D | clk-starfive-jh7100.c | 300 priv->pll[0] = devm_clk_hw_register_fixed_factor(priv->dev, "pll0_out", in clk_starfive_jh7100_probe()
|
H A D | clk-starfive-jh7110-pll.c | 263 JH7110_PLL(JH7110_PLLCLK_PLL0_OUT, "pll0_out", jh7110_pll0_presets),
|
/openbmc/linux/arch/riscv/boot/dts/starfive/ |
H A D | jh7110.dtsi | 786 "pll0_out", "pll1_out", "pll2_out";
|