Home
last modified time | relevance | path

Searched +full:per +full:- +full:port +full:- +full:set (Results 1 – 25 of 1058) sorted by relevance

12345678910>>...43

/openbmc/qemu/docs/specs/
H A Dacpi_pci_hotplug.rst1 QEMU<->ACPI BIOS PCI hotplug interface
7 ACPI GPE block (IO ports 0xafe0-0xafe3, byte access)
8 ----------------------------------------------------
13 PCI slot injection notification pending (IO port 0xae00-0xae03, 4-byte access)
14 ------------------------------------------------------------------------------
16 Slot injection notification pending. One bit per slot.
19 events. Read-only.
21 PCI slot removal notification (IO port 0xae04-0xae07, 4-byte access)
22 --------------------------------------------------------------------
24 Slot removal notification pending. One bit per slot.
[all …]
/openbmc/linux/Documentation/networking/device_drivers/ethernet/freescale/dpaa2/
H A Dswitch-driver.rst1 .. SPDX-License-Identifier: GPL-2.0
14 The driver uses the switch device driver model and exposes each switch port as
24 [dpaa2-eth] [dpaa2-eth] [ dpaa2-switch ]
30 | ---------- | [DPMAC] [DPMAC]
31 ------------------------------- | |
38 The dpaa2-switch driver probes on DPSW devices found on the fsl-mc bus. These
40 file - DataPath Layout (DPL) - or at runtime using the DPAA2 object APIs
43 At the moment, the dpaa2-switch driver imposes the following restrictions on
48 done, ie when not under a bridge, each switch port will have its own FDB.
53 * Both the broadcast and flooding configuration should be per FDB. This
[all …]
/openbmc/linux/Documentation/networking/device_drivers/ethernet/intel/
H A Di40e.rst1 .. SPDX-License-Identifier: GPL-2.0+
8 Copyright(c) 1999-2018 Intel Corporation.
13 - Overview
14 - Identifying Your Adapter
15 - Intel(R) Ethernet Flow Director
16 - Additional Configurations
17 - Known Issues
18 - Support
47 ----------------------
49 …intel.com/content/dam/www/public/us/en/documents/release-notes/xl710-ethernet-controller-feature-m…
[all …]
H A Dice.rst1 .. SPDX-License-Identifier: GPL-2.0+
8 Copyright(c) 2018-2021 Intel Corporation.
13 - Overview
14 - Identifying Your Adapter
15 - Important Notes
16 - Additional Features & Configurations
17 - Performance Optimization
28 This driver supports XDP (Express Data Path) and AF_XDP zero-copy. Note that
43 -------------------------------------------
54 1) Make sure that your system's physical memory is in a high-performance
[all …]
H A De1000e.rst1 .. SPDX-License-Identifier: GPL-2.0+
8 Copyright(c) 2008-2018 Intel Corporation.
13 - Identifying Your Adapter
14 - Command Line Parameters
15 - Additional Configurations
16 - Support
34 There needs to be a <VAL#> for each network port in the system supported by
48 ---------------------
49 :Valid Range: 0,1,3,4,100-100000
53 vector can generate per second. Increasing ITR lowers latency at the cost of
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/ivytown/
H A Dpipeline.json16 …"PublicDescription": "Cycles that the divider is active, includes INT and FP. Set 'edge =1, cmask=…
29 "BriefDescription": "Speculative and retired macro-conditional branches",
32 "PublicDescription": "Speculative and retired macro-conditional branches.",
37 …"BriefDescription": "Speculative and retired macro-unconditional branches excluding calls and indi…
40 …"PublicDescription": "Speculative and retired macro-unconditional branches excluding calls and ind…
68 "BriefDescription": "Not taken macro-conditional branches",
71 "PublicDescription": "Not taken macro-conditional branches.",
76 "BriefDescription": "Taken speculative and retired macro-conditional branches",
79 "PublicDescription": "Taken speculative and retired macro-conditional branches.",
84 …"BriefDescription": "Taken speculative and retired macro-conditional branch instructions excluding…
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/ivybridge/
H A Dpipeline.json16 …"PublicDescription": "Cycles that the divider is active, includes INT and FP. Set 'edge =1, cmask=…
29 "BriefDescription": "Speculative and retired macro-conditional branches",
32 "PublicDescription": "Speculative and retired macro-conditional branches.",
37 …"BriefDescription": "Speculative and retired macro-unconditional branches excluding calls and indi…
40 …"PublicDescription": "Speculative and retired macro-unconditional branches excluding calls and ind…
68 "BriefDescription": "Not taken macro-conditional branches",
71 "PublicDescription": "Not taken macro-conditional branches.",
76 "BriefDescription": "Taken speculative and retired macro-conditional branches",
79 "PublicDescription": "Taken speculative and retired macro-conditional branches.",
84 …"BriefDescription": "Taken speculative and retired macro-conditional branch instructions excluding…
[all …]
/openbmc/qemu/include/hw/virtio/
H A Dvirtio-serial.h12 * the COPYING file in the top-level directory.
19 #include "standard-headers/linux/virtio_console.h"
24 /* Max. number of ports we can have for a virtio-serial device */
28 #define TYPE_VIRTIO_SERIAL_PORT "virtio-serial-port"
34 #define TYPE_VIRTIO_SERIAL_BUS "virtio-serial-bus"
45 * The per-port (or per-app) realize function that's called when a
50 * Per-port unrealize function that's called when a port gets
51 * hot-unplugged or removed.
57 void (*set_guest_connected)(VirtIOSerialPort *port, int guest_connected);
59 /* Enable/disable backend for virtio serial port */
[all …]
/openbmc/u-boot/doc/device-tree-bindings/gpio/
H A Dnvidia,tegra186-gpio.txt9 The Tegra186 GPIO controller allows software to set the IO direction of, and
15 register set. These registers exist in a single contiguous block of physical
19 Access to this set of registers is not necessary in all circumstances. Code
31 implemented by the SoC. Each GPIO is assigned to a port, and a port may control
32 a number of GPIOs. Thus, each GPIO is named according to an alphabetical port
33 name and an integer GPIO name within the port. For example, GPIO_PA0, GPIO_PN6,
37 implemented GPIOs within each port varies. GPIO registers within a controller
38 are grouped and laid out according to the port they affect.
40 The mapping from port name to the GPIO controller that implements that port, and
41 the mapping from port name to register offset within a controller, are both
[all …]
/openbmc/linux/Documentation/devicetree/bindings/media/
H A Dcdns,csi2tx.txt1 Cadence MIPI-CSI2 TX controller
4 The Cadence MIPI-CSI2 TX controller is a CSI-2 bridge supporting up to
8 - compatible: must be set to "cdns,csi2tx" or "cdns,csi2tx-1.3"
9 for version 1.3 of the controller, "cdns,csi2tx-2.1" for v2.1
10 - reg: base address and size of the memory mapped region
11 - clocks: phandles to the clocks driving the controller
12 - clock-names: must contain:
15 * pixel_if[0-3]_clk: pixel stream output clock, one for each stream
19 - phys: phandle to the D-PHY. If it is set, phy-names need to be set
20 - phy-names: must contain "dphy"
[all …]
/openbmc/linux/drivers/target/tcm_fc/
H A Dtcm_fc.h1 /* SPDX-License-Identifier: GPL-2.0-only */
16 #define TCM_FC_DEFAULT_TAGS 512 /* tags used for per-session preallocation */
26 * Session (remote port).
32 u64 port_name; /* port name for transport ID */
41 * Hash table of sessions per local port.
42 * Hash lookup by remote port FC_ID.
48 * Per local port data.
50 * for the local port. If the TPG exists, this is allocated when
51 * we're notified that the local port has been created, or when
71 * Node ACL for FC remote port session.
[all …]
/openbmc/linux/Documentation/scsi/
H A Dadvansys.rst1 .. SPDX-License-Identifier: GPL-2.0
8 RISC-based, Bus-Mastering, Fast (10 Mhz) and Ultra (20 Mhz) Narrow
9 (8-bit transfer) SCSI Host Adapters for the ISA, EISA, VL, and PCI
10 buses and RISC-based, Bus-Mastering, Ultra (20 Mhz) Wide (16-bit
21 - ABP-480 - Bus-Master CardBus (16 CDB)
24 - ABP510/5150 - Bus-Master ISA (240 CDB)
25 - ABP5140 - Bus-Master ISA PnP (16 CDB)
26 - ABP5142 - Bus-Master ISA PnP with floppy (16 CDB)
27 - ABP902/3902 - Bus-Master PCI (16 CDB)
28 - ABP3905 - Bus-Master PCI (16 CDB)
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/haswell/
H A Dpipeline.json18 "BriefDescription": "Speculative and retired macro-conditional branches.",
25 …"BriefDescription": "Speculative and retired macro-unconditional branches excluding calls and indi…
53 "BriefDescription": "Not taken macro-conditional branches.",
60 "BriefDescription": "Taken speculative and retired macro-conditional branches.",
67 …"BriefDescription": "Taken speculative and retired macro-conditional branch instructions excluding…
201 …"PublicDescription": "Counts speculatively miss-predicted indirect branches at execution time. Cou…
361 … "PublicDescription": "Cycles with pending L1 data cache miss loads. Set Cmask=8 to count cycle.",
371 "PublicDescription": "Cycles with pending L2 miss loads. Set Cmask=2 to count cycle.",
380 "PublicDescription": "Cycles with pending memory loads. Set Cmask=2 to count cycle.",
398 "PublicDescription": "Execution stalls due to L1 data cache miss loads. Set Cmask=0CH.",
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/haswellx/
H A Dpipeline.json18 "BriefDescription": "Speculative and retired macro-conditional branches.",
25 …"BriefDescription": "Speculative and retired macro-unconditional branches excluding calls and indi…
53 "BriefDescription": "Not taken macro-conditional branches.",
60 "BriefDescription": "Taken speculative and retired macro-conditional branches.",
67 …"BriefDescription": "Taken speculative and retired macro-conditional branch instructions excluding…
201 …"PublicDescription": "Counts speculatively miss-predicted indirect branches at execution time. Cou…
361 … "PublicDescription": "Cycles with pending L1 data cache miss loads. Set Cmask=8 to count cycle.",
371 "PublicDescription": "Cycles with pending L2 miss loads. Set Cmask=2 to count cycle.",
380 "PublicDescription": "Cycles with pending memory loads. Set Cmask=2 to count cycle.",
398 "PublicDescription": "Execution stalls due to L1 data cache miss loads. Set Cmask=0CH.",
[all …]
/openbmc/linux/drivers/net/ethernet/mscc/
H A Docelot_devlink.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright 2020-2021 NXP
8 * Resource 0: Memory tracked per source port
9 * Resource 1: Frame references tracked per source port
10 * Resource 2: Memory tracked per destination port
11 * Resource 3: Frame references tracked per destination port
22 * Q_RSRV: reservation per QoS class per port
23 * PRIO_SHR: sharing watermark per QoS class across all ports
24 * P_RSRV: reservation per port
25 * COL_SHR: sharing watermark per color (drop precedence) across all ports
[all …]
/openbmc/linux/net/bridge/
H A Dbr_private_mcast_eht.h1 /* SPDX-License-Identifier: GPL-2.0-or-later
16 /* single host's list of set entries and filter_mode */
27 /* (host, src entry) added to a per-src set and host's list */
40 /* per-src set */
67 return !!((pg->key.port->flags & BR_MULTICAST_FAST_LEAVE) && in br_multicast_eht_should_del_pg()
68 RB_EMPTY_ROOT(&pg->eht_host_tree)); in br_multicast_eht_should_del_pg()
74 const struct net_bridge_port *p = pg->key.port; in br_multicast_eht_hosts_over_limit()
76 return !!(p->multicast_eht_hosts_cnt >= p->multicast_eht_hosts_limit); in br_multicast_eht_hosts_over_limit()
81 struct net_bridge_port *p = pg->key.port; in br_multicast_eht_hosts_inc()
83 p->multicast_eht_hosts_cnt++; in br_multicast_eht_hosts_inc()
[all …]
/openbmc/linux/Documentation/arch/s390/
H A Dpci.rst1 .. SPDX-License-Identifier: GPL-2.0
8 - Pierre Morel
17 -----------------------
25 Ignore the RID field and force use of one PCI domain per PCI function.
28 ---------------
36 - /sys/kernel/debug/s390dbf/pci_msg/sprintf
52 The slot entries are set up using the function identifier (FID) of the
56 - /sys/bus/pci/slots/XXXXXXXX/power
64 - function_id
67 - function_handle
[all …]
/openbmc/qemu/include/hw/xen/interface/
H A Devent_channel.h1 /* SPDX-License-Identifier: MIT */
7 * Copyright (c) 2003-2004, K A Fraser.
26 * guests must check the value of the bit after re-enabling event
41 * @cmd == EVTCHNOP_* (event-channel operation).
42 * @args == struct evtchn_* Operation-specific extra arguments (NULL if none).
69 * EVTCHNOP_alloc_unbound: Allocate a port in domain <dom> and mark as
70 * accepting interdomain bindings from domain <remote_dom>. A fresh port
71 * is allocated in <dom> and returned as <port>.
80 evtchn_port_t port; member
87 * a port that is unbound and marked as accepting bindings from the calling
[all …]
/openbmc/linux/drivers/net/ethernet/microchip/vcap/
H A Dvcap_ag_api.h1 /* SPDX-License-Identifier: BSD-3-Clause */
6 /* This file is autogenerated by cml-utils 2023-03-13 10:16:42 +0100.
63 * Used by 802.1BR Bridge Port Extension in an E-Tag
65 * Used by 802.1BR Bridge Port Extension in an E-Tag
67 * Set for frames containing an E-TAG (802.1BR Ethertype 893f)
69 * E-Tag group bits in 802.1BR Bridge Port Extension
71 * Used by 802.1BR Bridge Port Extension in an E-Tag
73 * Used by 802.1BR Bridge Port Extension in an E-Tag
75 * Set if frame contains an RTAG: IEEE 802.1CB (FRER Redundancy tag, Ethertype
78 * First DEI in multiple vlan tags (outer tag or default port tag)
[all …]
/openbmc/linux/include/linux/
H A Dcb710.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright by Michał Mirosław, 2008-2009
21 /* per-virtual-slot structure */
28 /* per-device structure */
50 /* slot port accessors - so the logic is more clear in the code */
53 unsigned port, u##t value) \
55 iowrite##t(value, slot->iobase + port); \
59 unsigned port) \
61 return ioread##t(slot->iobase + port); \
65 unsigned port, u##t set, u##t clear) \
[all …]
/openbmc/linux/include/uapi/linux/
H A Dfpga-dfl.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
5 * Copyright (C) 2017-2018 Intel Corporation, Inc.
38 * DFL_FPGA_GET_API_VERSION - _IO(DFL_FPGA_MAGIC, DFL_FPGA_BASE + 0)
47 * DFL_FPGA_CHECK_EXTENSION - _IO(DFL_FPGA_MAGIC, DFL_FPGA_BASE + 1)
58 * DFL_FPGA_PORT_RESET - _IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 0)
60 * Reset the FPGA Port and its AFU. No parameters are supported.
61 * Userspace can do Port reset at any time, e.g. during DMA or PR. But
64 * Return: 0 on success, -errno of failure
70 * DFL_FPGA_PORT_GET_INFO - _IOR(DFL_FPGA_MAGIC, DFL_PORT_BASE + 1,
73 * Retrieve information about the fpga port.
[all …]
/openbmc/linux/Documentation/networking/
H A Drds.rst1 .. SPDX-License-Identifier: GPL-2.0
14 http://oss.oracle.com/pipermail/rds-devel/2007-November/000228.html
22 cluster - so in a cluster with N processes you need N sockets, in contrast
23 to N*N if you use a connection-oriented socket transport like TCP.
25 RDS is not Infiniband-specific; it was designed to support different
29 The high-level semantics of RDS from the application's point of view are
33 RDS uses IPv4 addresses and 16bit port numbers to identify
39 transport has to be IP-based. In fact, RDS over IB uses a
43 The port space is entirely independent of UDP, TCP or any other
59 a active-active HA scenario), but only as long as the address
[all …]
/openbmc/linux/drivers/usb/serial/
H A Dio_ti.h1 /* SPDX-License-Identifier: GPL-2.0+ */
4 * Copyright (C) 1997-2002 Inside Out Networks, Inc.
6 * Feb-16-2001 DMI Added I2C structure definitions
7 * May-29-2002 gkh Ported to Linux
25 /* Bits per character */
54 /* Port Settings Constants) */
73 /* Purge port Direction Mask Bits */
77 /* Address of Port 0 */
109 /* Set or Clear DTR (wValue bit 0 Set/Clear) wIndex ModuleID (port) */
112 /* Set or Clear RTS (wValue bit 0 Set/Clear) wIndex ModuleID (port) */
[all …]
/openbmc/linux/drivers/infiniband/hw/qib/
H A Dqib.h4 * Copyright (c) 2012 - 2017 Intel Corporation. All rights reserved.
5 * Copyright (c) 2006 - 2012 QLogic Corporation. All rights reserved.
18 * - Redistributions of source code must retain the above
22 * - Redistributions in binary form must reproduce the above
44 #include <linux/dma-mapping.h>
73 * per driver stats, either not device nor port-specific, or
83 __u64 sps_txerrs; /* tx-related packet errors */
84 __u64 sps_rcverrs; /* non-crc rcv packet errors */
98 * First-cut critierion for "device is active" is
99 * two thousand dwords combined Tx, Rx traffic per
[all …]
/openbmc/linux/include/linux/soundwire/
H A Dsdw.h1 /* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
2 /* Copyright(c) 2015-17 Intel Corporation. */
62 * flow modes for SDW port. These can be isochronous, tx controlled,
70 /* sample packaging for block. It can be per port or per channel */
75 * enum sdw_slave_status - Slave status
93 * @SDW_CLK_PRE_DEPREPARE: pre clock stop de-prepare
94 * @SDW_CLK_POST_DEPREPARE: post clock stop de-prepare
104 * enum sdw_command_response - Command response as defined by SDW spec
154 * @SDW_DATA_DIR_RX: Data into Port
155 * @SDW_DATA_DIR_TX: Data out of Port
[all …]

12345678910>>...43