Home
last modified time | relevance | path

Searched full:optimizations (Results 1 – 25 of 173) sorted by relevance

1234567

/openbmc/openbmc/poky/meta/conf/machine/include/riscv/
H A Dtune-riscv.inc3 TUNEVALID[riscv64] = "Enable 64-bit RISC-V optimizations"
4 TUNEVALID[riscv32] = "Enable 32-bit RISC-V optimizations"
6 TUNEVALID[riscv64nf] = "Enable 64-bit RISC-V optimizations no floating point"
7 TUNEVALID[riscv32nf] = "Enable 32-bit RISC-V optimizations no floating point"
9 TUNEVALID[riscv64nc] = "Enable 64-bit RISC-V optimizations without compressed instructions"
/openbmc/openbmc/poky/meta/conf/machine/include/powerpc/
H A Dtune-ppce300c3.inc8 TUNEVALID[ppce300c3] = "Enable ppce300c3 specific processor optimizations"
15 TUNEVALID[ppce300c3-nf] = "Enable ppce300c3 specific processor optimizations (no fpu)"
H A Dtune-ppce300c2.inc5 TUNEVALID[ppce300c2] = "Enable ppce300c2 specific processor optimizations"
H A Dtune-ppc603e.inc5 TUNEVALID[ppc603e] = "Enable ppc603e specific processor optimizations"
/openbmc/qemu/include/qemu/
H A Dcoroutine-tls.h12 * compiler optimizations may cause values to be cached across coroutine
53 * optimizations that override noinline.
55 * The compiler can still analyze noinline code and make optimizations based on
57 * optimizations that make assumptions about the address of the TLS variable.
/openbmc/openbmc/poky/meta/conf/machine/include/sh/
H A Dtune-sh4.inc6 TUNEVALID[sh4] = "Enable SH4 optimizations"
12 TUNEVALID[sh4a] = "Enable SH4a optimizations"
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-support/ne10/ne10/
H A D0001-Dont-specify-march-explicitly.patch31 …set(CMAKE_C_FLAGS "${CMAKE_C_FLAGS} -mthumb -march=armv7-a -mfpu=vfp3 -funsafe-math-optimizations")
33 + set(CMAKE_C_FLAGS "${CMAKE_C_FLAGS} -mthumb -mfpu=vfp3 -funsafe-math-optimizations")
H A D0001-CMakeLists.txt-Remove-mthumb-interwork.patch37 …"${CMAKE_C_FLAGS} -mthumb-interwork -mthumb -march=armv7-a -mfpu=vfp3 -funsafe-math-optimizations")
39 …set(CMAKE_C_FLAGS "${CMAKE_C_FLAGS} -mthumb -march=armv7-a -mfpu=vfp3 -funsafe-math-optimizations")
/openbmc/openbmc/poky/meta/conf/machine/include/loongarch/
H A Dtune-loongarch.inc3 TUNEVALID[loongarch64] = "Enable 64-bit LoongArch optimizations"
/openbmc/openbmc/poky/meta/conf/machine/include/mips/
H A Dtune-mips-24k.inc9 TUNEVALID[24kc] = "Enable MIPS 24Kc processor optimizations"
11 TUNEVALID[24kec] = "Enable MIPS 24KEc processor optimizations, including DSP"
/openbmc/openbmc/poky/meta/conf/machine/include/m68k/
H A Dtune-mcf5441x.inc5 TUNEVALID[mcf5441x] = "Enable coldfire specific processor optimizations"
/openbmc/openbmc/meta-nuvoton/conf/machine/include/
H A Dtune-arm7a-novfp.inc5 TUNEVALID[arm7a-novfp] = "Enable arm7a-novfp specific processor optimizations"
/openbmc/openbmc/poky/meta/conf/machine/include/arm/armv6m/
H A Dtune-cortexm0.inc4 TUNEVALID[cortexm0] = "Enable Cortex-M0 specific processor optimizations"
H A Dtune-cortexm1.inc6 TUNEVALID[cortexm1] = "Enable Cortex-M1 specific processor optimizations"
/openbmc/openbmc/poky/meta/conf/machine/include/x86/
H A Dtune-i586.inc6 TUNEVALID[i586] = "Enable i586 specific processor optimizations"
/openbmc/openbmc/poky/meta/conf/machine/include/arm/armv7m/
H A Dtune-cortexm4.inc6 TUNEVALID[cortexm4] = "Enable Cortex-M4 specific processor optimizations"
H A Dtune-cortexm3.inc6 TUNEVALID[cortexm3] = "Enable Cortex-M3 specific processor optimizations"
H A Dtune-cortexm7.inc6 TUNEVALID[cortexm7] = "Enable Cortex-M7 specific processor optimizations"
/openbmc/openbmc/poky/meta/conf/machine/include/arm/armv9a/
H A Dtune-cortexa710.inc6 TUNEVALID[cortexa710] = "Enable cortex-a710 specific processor optimizations"
H A Dtune-cortexa510.inc6 TUNEVALID[cortexa510] = "Enable cortex-a510 specific processor optimizations"
H A Dtune-neoversev2.inc6 TUNEVALID[neoversev2] = "Enable neoverse-v2 specific processor optimizations"
H A Dtune-cortexx3.inc6 TUNEVALID[cortexx3] = "Enable cortex-x3 specific processor optimizations"
H A Dtune-cortexx2.inc6 TUNEVALID[cortexx2] = "Enable cortex-x2 specific processor optimizations"
/openbmc/openbmc/poky/meta/conf/machine/include/arm/armv4/
H A Dtune-strongarm1100.inc5 TUNEVALID[strongarm] = "Enable Strongarm 1100 series processor optimizations"
/openbmc/openbmc/poky/meta/conf/machine/include/arm/armv7r/
H A Dtune-cortexr4.inc6 TUNEVALID[cortexr4] = "Enable Cortex-R4 specific processor optimizations"

1234567