/openbmc/linux/arch/arm/boot/dts/gemini/ |
H A D | gemini-ns2502.dts | 1 // SPDX-License-Identifier: GPL-2.0 7 /dts-v1/; 12 model = "Edimax NS-2502"; 13 compatible = "edimax,ns-2502", "cortina,gemini"; 14 #address-cells = <1>; 15 #size-cells = <1>; 24 mdio-gpio0 = &mdio0; 29 stdout-path = &uart0; 32 mdio0: mdio { 33 compatible = "virtual,mdio-gpio"; [all …]
|
H A D | gemini-ssi1328.dts | 1 // SPDX-License-Identifier: GPL-2.0 7 /dts-v1/; 14 #address-cells = <1>; 15 #size-cells = <1>; 24 mdio-gpio0 = &mdio0; 29 stdout-path = &uart0; 32 mdio0: mdio { 33 compatible = "virtual,mdio-gpio"; 34 gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>, /* MDC */ 35 <&gpio0 21 GPIO_ACTIVE_HIGH>; /* MDIO */ [all …]
|
H A D | gemini-dlink-dns-313.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree file for D-Link DNS-313 1-Bay Network Storage Enclosure 6 /dts-v1/; 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/thermal/thermal.h> 13 model = "D-Link DNS-313 1-Bay Network Storage Enclosure"; 14 compatible = "dlink,dns-313", "cortina,gemini"; 15 #address-cells = <1>; 16 #size-cells = <1>; 19 /* 64 MB SDRAM in a Nanya NT5DS32M16BS-6K package */ [all …]
|
H A D | gemini-wbd222.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree file for Wiliboard WBD-222 6 /dts-v1/; 9 #include <dt-bindings/input/input.h> 12 model = "Wiliboard WBD-222"; 14 #address-cells = <1>; 15 #size-cells = <1>; 24 stdout-path = &uart0; 28 compatible = "gpio-keys"; 30 button-setup { [all …]
|
H A D | gemini-wbd111.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree file for Wiliboard WBD-111 6 /dts-v1/; 9 #include <dt-bindings/input/input.h> 12 model = "Wiliboard WBD-111"; 14 #address-cells = <1>; 15 #size-cells = <1>; 25 stdout-path = &uart0; 29 compatible = "gpio-keys"; 31 button-setup { [all …]
|
H A D | gemini-sq201.dts | 1 // SPDX-License-Identifier: GPL-2.0 6 /dts-v1/; 9 #include <dt-bindings/input/input.h> 14 #address-cells = <1>; 15 #size-cells = <1>; 24 stdout-path = &uart0; 28 compatible = "gpio-keys"; 30 button-setup { 31 debounce-interval = <100>; 32 wakeup-source; [all …]
|
H A D | gemini-rut1xx.dts | 1 // SPDX-License-Identifier: GPL-2.0 6 /dts-v1/; 9 #include <dt-bindings/input/input.h> 14 #address-cells = <1>; 15 #size-cells = <1>; 24 stdout-path = &uart0; 28 compatible = "gpio-keys"; 30 button-setup { 31 debounce-interval = <100>; 32 wakeup-source; [all …]
|
H A D | gemini-sl93512r.dts | 1 // SPDX-License-Identifier: GPL-2.0 5 * "Gemini324 EV-Board" before Storm acquired Storlink Semiconductor. 9 /dts-v1/; 12 #include <dt-bindings/input/input.h> 15 model = "Storlink Semiconductor Gemini324 EV-Board / Storm Semiconductor SL93512R_BRD"; 17 #address-cells = <1>; 18 #size-cells = <1>; 28 stdout-path = &uart0; 32 compatible = "gpio-keys"; 34 button-wps { [all …]
|
H A D | gemini-dlink-dir-685.dts | 2 * Device Tree file for D-Link DIR-685 Xtreme N Storage Router 5 /dts-v1/; 8 #include <dt-bindings/input/input.h> 11 model = "D-Link DIR-685 Xtreme N Storage Router"; 12 compatible = "dlink,dir-685", "cortina,gemini"; 13 #address-cells = <1>; 14 #size-cells = <1>; 17 /* 128 MB SDRAM in 2 x Hynix HY5DU121622DTP-D43 */ 24 stdout-path = "uart0:19200n8"; 28 compatible = "gpio-keys"; [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/net/dsa/ |
H A D | realtek.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - $ref: dsa.yaml#/$defs/ethernet-ports 13 - Linus Walleij <linus.walleij@linaro.org> 18 MDIO or SPI. 20 The SMI "Simple Management Interface" is a two-wire protocol using 21 bit-banged GPIO that while it reuses the MDIO lines MCK and MDIO does 22 not use the MDIO protocol. This binding defines how to specify the 23 SMI-based Realtek devices. The realtek-smi driver is a platform driver [all …]
|
H A D | marvell.txt | 2 --------------------------------------- 10 Marvell Switches are MDIO devices. The following properties should be 11 placed as a child node of an mdio device. 17 which is at a different MDIO base address in different switch families. 18 - "marvell,mv88e6085" : Switch has base address 0x10. Use with models: 22 - "marvell,mv88e6190" : Switch has base address 0x00. Use with models: 24 - "marvell,mv88e6250" : Switch has base address 0x08 or 0x18. Use with model: 28 - compatible : Should be one of "marvell,mv88e6085", 31 - reg : Address on the MII bus for the switch. 35 - reset-gpios : Should be a gpio specifier for a reset line [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | am335x-draco.dts | 4 * Copyright (C) 2014 - Lukas Stockmann <lukas.stockmann@siemens.com> 11 /dts-v1/; 14 #include "am335x-draco.dtsi" 15 #include <dt-bindings/input/input.h> 21 /* ethernet alias is needed for the MAC address passing from U-Boot */ 24 mdio-gpio0 = &mdio0; 27 gpio-keys { 28 compatible = "gpio-keys"; 31 gpios = <&gpio0 27 GPIO_ACTIVE_LOW>; 52 pinctrl-names = "default"; [all …]
|
H A D | armada-38x-controlcenterdc.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Device Tree file for the Guntermann & Drunck ControlCenter-Compact board 8 * (DB-88F6820), which is 12 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 15 /dts-v1/; 17 #include "armada-388.dtsi" 19 &gpio0 { 20 u-boot,dm-pre-reloc; 24 u-boot,dm-pre-reloc; 28 u-boot,dm-pre-reloc; [all …]
|
H A D | zynq-zc702.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright (C) 2011 - 2015 Xilinx 6 /dts-v1/; 7 #include "zynq-7000.dtsi" 11 compatible = "xlnx,zynq-zc702", "xlnx,zynq-7000"; 28 stdout-path = "serial0:115200n8"; 31 gpio-keys { 32 compatible = "gpio-keys"; 36 gpios = <&gpio0 12 0>; 38 wakeup-source; [all …]
|
/openbmc/linux/arch/arm/boot/dts/nxp/vf/ |
H A D | vf610-zii-dev-rev-c.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 7 #include "vf610-zii-dev.dtsi" 11 compatible = "zii,vf610dev-c", "zii,vf610dev", "fsl,vf610"; 13 mdio-mux { 14 compatible = "mdio-mux-gpio"; 15 pinctrl-0 = <&pinctrl_mdio_mux>; 16 pinctrl-names = "default"; 17 gpios = <&gpio0 8 GPIO_ACTIVE_HIGH 18 &gpio0 9 GPIO_ACTIVE_HIGH [all …]
|
H A D | vf610-zii-dev-rev-b.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 7 #include "vf610-zii-dev.dtsi" 11 compatible = "zii,vf610dev-b", "zii,vf610dev", "fsl,vf610"; 13 mdio-mux { 14 compatible = "mdio-mux-gpio"; 15 pinctrl-0 = <&pinctrl_mdio_mux>; 16 pinctrl-names = "default"; 17 gpios = <&gpio0 8 GPIO_ACTIVE_HIGH 18 &gpio0 9 GPIO_ACTIVE_HIGH [all …]
|
/openbmc/linux/arch/arm/boot/dts/intel/ixp/ |
H A D | intel-ixp42x-gateway-7001.dts | 1 // SPDX-License-Identifier: ISC 7 /dts-v1/; 9 #include "intel-ixp42x.dtsi" 10 #include <dt-bindings/input/input.h> 15 #address-cells = <1>; 16 #size-cells = <1>; 26 stdout-path = "uart1:115200n8"; 37 compatible = "intel,ixp4xx-flash", "cfi-flash"; 38 bank-width = <2>; 45 intel,ixp4xx-eb-write-enable = <1>; [all …]
|
H A D | intel-ixp42x-netgear-wg302v1.dts | 1 // SPDX-License-Identifier: ISC 7 /dts-v1/; 9 #include "intel-ixp42x.dtsi" 10 #include <dt-bindings/input/input.h> 15 #address-cells = <1>; 16 #size-cells = <1>; 27 stdout-path = "uart1:9600n8"; 38 compatible = "intel,ixp4xx-flash", "cfi-flash"; 39 bank-width = <2>; 47 intel,ixp4xx-eb-write-enable = <1>; [all …]
|
/openbmc/linux/arch/powerpc/boot/dts/fsl/ |
H A D | p4080ds.dts | 4 * Copyright 2009 - 2015 Freescale Semiconductor Inc. 35 /include/ "p4080si-pre.dtsi" 40 #address-cells = <2>; 41 #size-cells = <2>; 42 interrupt-parent = <&mpic>; 62 reserved-memory { 63 #address-cells = <2>; 64 #size-cells = <2>; 67 bman_fbpr: bman-fbpr { 71 qman_fqd: qman-fqd { [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/net/ |
H A D | mdio-gpio.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/mdio-gpio.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: MDIO on GPIOs 10 - Andrew Lunn <andrew@lunn.ch> 11 - Heiner Kallweit <hkallweit1@gmail.com> 12 - Russell King <linux@armlinux.org.uk> 15 - $ref: mdio.yaml# 20 - virtual,mdio-gpio [all …]
|
/openbmc/linux/arch/arm/boot/dts/marvell/ |
H A D | armada-385-clearfog-gtr-s4.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 3 #include "armada-385-clearfog-gtr.dtsi" 10 tx-fault-gpio = <&gpio0 24 GPIO_ACTIVE_HIGH>; 13 &mdio { 17 pinctrl-names = "default"; 18 pinctrl-0 = <&cf_gtr_switch_reset_pins>; 19 reset-gpios = <&gpio0 18 GPIO_ACTIVE_LOW>; 22 #address-cells = <1>; 23 #size-cells = <0>; 28 phy-handle = <&switch0phy0>; [all …]
|
H A D | dove-cubox.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 20 compatible = "gpio-leds"; 21 pinctrl-0 = <&pmx_gpio_18>; 22 pinctrl-names = "default"; 24 led-power { 26 gpios = <&gpio0 18 1>; 27 default-state = "keep"; 31 usb_power: regulator-1 { 32 compatible = "regulator-fixed"; [all …]
|
/openbmc/linux/arch/arm/boot/dts/ti/omap/ |
H A D | am335x-icev2.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2016 Texas Instruments Incorporated - https://www.ti.com/ 11 /dts-v1/; 16 model = "TI AM3359 ICE-V2"; 17 compatible = "ti,am3359-icev2", "ti,am33xx"; 25 stdout-path = &uart3; 29 compatible = "regulator-fixed"; 30 regulator-name = "vbat"; 31 regulator-min-microvolt = <5000000>; 32 regulator-max-microvolt = <5000000>; [all …]
|
/openbmc/linux/drivers/pinctrl/ |
H A D | pinctrl-xway.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * linux/drivers/pinctrl/pinmux-xway.c 4 * based on linux/drivers/pinctrl/pinmux-pxa910.c 21 #include "pinctrl-lantiq.h" 110 /* --------- ase related code --------- */ 115 MFP_XWAY(GPIO0, GPIO, EXIN, MII, TDM), 139 MFP_XWAY(GPIO24, GPIO, EBU, EBU2, MDIO), 142 MFP_XWAY(GPIO27, GPIO, EBU, NONE, MDIO), 149 static const unsigned ase_exin_pin_map[] = {GPIO6, GPIO29, GPIO0}; 153 static const unsigned ase_pins_exin2[] = {GPIO0}; [all …]
|
/openbmc/linux/arch/arm/boot/dts/xilinx/ |
H A D | zynq-zc702.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2011 - 2014 Xilinx 6 /dts-v1/; 7 #include "zynq-7000.dtsi" 8 #include <dt-bindings/gpio/gpio.h> 12 compatible = "xlnx,zynq-zc702", "xlnx,zynq-7000"; 28 stdout-path = "serial0:115200n8"; 31 gpio-keys { 32 compatible = "gpio-keys"; 34 switch-14 { [all …]
|