Home
last modified time | relevance | path

Searched +full:is +full:- +full:decoded +full:- +full:cs (Results 1 – 25 of 58) sorted by relevance

123

/openbmc/u-boot/doc/device-tree-bindings/spi/
H A Dspi-zynq.txt2 -------------------------------------------
5 - compatible : Should be "cdns,spi-r1p6" or "xlnx,zynq-spi-r1p6".
6 - reg : Physical base address and size of SPI registers map.
7 - interrupts : Property with a value describing the interrupt
9 - interrupt-parent : Must be core interrupt controller
10 - clock-names : List of input clock names - "ref_clk", "pclk"
12 - clocks : Clock phandles (see clock bindings for details).
13 - spi-max-frequency : Maximum SPI clocking speed of device in Hz
16 - num-cs : Number of chip selects used.
17 If a decoder is used, this will be the number of
[all …]
H A Dspi-cadence.txt2 --------------------------------------------
5 - compatible : should be "cdns,qspi-nor"
6 - reg : 1.Physical base address and size of SPI registers map.
8 - clocks : Clock phandles (see clock bindings for details).
9 - cdns,fifo-depth : Size of the data FIFO in words.
10 - cdns,fifo-width : Bus width of the data FIFO in bytes.
11 - cdns,trigger-address : 32-bit indirect AHB trigger address.
12 - cdns,is-decoded-cs : Flag to indicate whether decoder is used or not.
13 - status : enable in requried dts.
16 --------------------------
[all …]
/openbmc/linux/Documentation/devicetree/bindings/spi/
H A Dspi-cadence.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/spi-cadence.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Michal Simek <michal.simek@amd.com>
13 - $ref: spi-controller.yaml#
18 - cdns,spi-r1p6
19 - xlnx,zynq-spi-r1p6
27 clock-names:
29 - const: ref_clk
[all …]
H A Dcdns,qspi-nor.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/cdns,qspi-nor.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Vaishnav Achath <vaishnav.a@ti.com>
13 - $ref: spi-controller.yaml#
14 - if:
18 const: xlnx,versal-ospi-1.0
21 - power-domains
22 - if:
[all …]
/openbmc/linux/Documentation/devicetree/bindings/bus/
H A Dnvidia,tegra20-gmi.txt10 - compatible : Should contain one of the following:
11 For Tegra20 must contain "nvidia,tegra20-gmi".
12 For Tegra30 must contain "nvidia,tegra30-gmi".
13 - reg: Should contain GMI controller registers location and length.
14 - clocks: Must contain an entry for each entry in clock-names.
15 - clock-names: Must include the following entries: "gmi"
16 - resets : Must contain an entry for each entry in reset-names.
17 - reset-names : Must include the following entries: "gmi"
18 - #address-cells: The number of cells used to represent physical base
20 - #size-cells: The number of cells used to represent the size of an address
[all …]
H A Dqcom,ebi2.txt4 external memory (such as NAND or other memory-mapped peripherals) whereas
13 Apparently this bus is clocked at 64MHz. It has dedicated pins on the package
18 Also CS1 and CS2 has -A and -B signals. Why they have that is unclear to me.
21 memory is referred to as "Chip Peripheral SS FPB0" and is 168MB big.
24 CS0 GPIO134 0x1a800000-0x1b000000 (8MB)
25 CS1 GPIO39 (A) / GPIO123 (B) 0x1b000000-0x1b800000 (8MB)
26 CS2 GPIO40 (A) / GPIO124 (B) 0x1b800000-0x1c000000 (8MB)
27 CS3 GPIO133 0x1d000000-0x25000000 (128 MB)
28 CS4 GPIO132 0x1c800000-0x1d000000 (8MB)
29 CS5 GPIO131 0x1c000000-0x1c800000 (8MB)
[all …]
/openbmc/linux/arch/arm/boot/dts/xilinx/
H A Dzynq-zc770-xm011.dts1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2013-2018 Xilinx, Inc.
7 /dts-v1/;
8 #include "zynq-7000.dtsi"
12 compatible = "xlnx,zynq-zc770-xm011", "xlnx,zynq-7000";
22 stdout-path = "serial0:115200n8";
31 compatible = "usb-nop-xceiv";
32 #phy-cells = <0>;
42 clock-frequency = <400000>;
52 num-cs = <4>;
[all …]
H A Dzynq-zc770-xm012.dts1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2013-2018 Xilinx, Inc.
7 /dts-v1/;
8 #include "zynq-7000.dtsi"
12 compatible = "xlnx,zynq-zc770-xm012", "xlnx,zynq-7000";
23 stdout-path = "serial0:115200n8";
38 clock-frequency = <400000>;
48 clock-frequency = <400000>;
58 num-cs = <4>;
59 is-decoded-cs = <0>;
H A Dzynq-zc770-xm013.dts1 // SPDX-License-Identifier: GPL-2.0+
7 /dts-v1/;
8 #include "zynq-7000.dtsi"
12 compatible = "xlnx,zynq-zc770-xm013", "xlnx,zynq-7000";
23 stdout-path = "serial0:115200n8";
38 phy-mode = "rgmii-id";
39 phy-handle = <&ethernet_phy>;
41 ethernet_phy: ethernet-phy@7 {
43 device_type = "ethernet-phy";
49 clock-frequency = <400000>;
[all …]
H A Dzynq-zc770-xm010.dts1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2013-2018 Xilinx, Inc.
7 /dts-v1/;
8 #include "zynq-7000.dtsi"
12 compatible = "xlnx,zynq-zc770-xm010", "xlnx,zynq-7000";
23 stdout-path = "serial0:115200n8";
32 compatible = "usb-nop-xceiv";
33 #phy-cells = <0>;
43 phy-mode = "rgmii-id";
44 phy-handle = <&ethernet_phy>;
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dzynq-zc770-xm011-x16.dts1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2013-2018 Xilinx, Inc.
7 /dts-v1/;
8 #include "zynq-7000.dtsi"
12 compatible = "xlnx,zynq-zc770-xm011", "xlnx,zynq-7000";
22 stdout-path = "serial0:115200n8";
31 compatible = "usb-nop-xceiv";
32 #phy-cells = <0>;
42 clock-frequency = <400000>;
52 num-cs = <4>;
[all …]
H A Dzynq-zc770-xm011.dts1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2013-2018 Xilinx, Inc.
7 /dts-v1/;
8 #include "zynq-7000.dtsi"
12 compatible = "xlnx,zynq-zc770-xm011", "xlnx,zynq-7000";
22 stdout-path = "serial0:115200n8";
31 compatible = "usb-nop-xceiv";
32 #phy-cells = <0>;
42 clock-frequency = <400000>;
52 num-cs = <4>;
[all …]
H A Dzynq-zc770-xm012.dts1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2013-2018 Xilinx, Inc.
7 /dts-v1/;
8 #include "zynq-7000.dtsi"
12 compatible = "xlnx,zynq-zc770-xm012", "xlnx,zynq-7000";
23 stdout-path = "serial0:115200n8";
38 clock-frequency = <400000>;
48 clock-frequency = <400000>;
58 num-cs = <4>;
59 is-decoded-cs = <0>;
[all …]
H A Dzynq-zc770-xm013.dts1 // SPDX-License-Identifier: GPL-2.0+
7 /dts-v1/;
8 #include "zynq-7000.dtsi"
12 compatible = "xlnx,zynq-zc770-xm013", "xlnx,zynq-7000";
24 stdout-path = "serial0:115200n8";
39 phy-mode = "rgmii-id";
40 phy-handle = <&ethernet_phy>;
42 ethernet_phy: ethernet-phy@7 {
44 device_type = "ethernet-phy";
50 clock-frequency = <400000>;
[all …]
H A Dzynq-zc770-xm010.dts1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2013-2018 Xilinx, Inc.
7 /dts-v1/;
8 #include "zynq-7000.dtsi"
12 compatible = "xlnx,zynq-zc770-xm010", "xlnx,zynq-7000";
24 stdout-path = "serial0:115200n8";
33 compatible = "usb-nop-xceiv";
34 #phy-cells = <0>;
44 phy-mode = "rgmii-id";
45 phy-handle = <&ethernet_phy>;
[all …]
/openbmc/u-boot/drivers/spi/
H A Daspeed_spi.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (c) 2015-2018, IBM Corporation.
32 u32 soft_rst_cmd_ctrl; /* 0x50 Auto Soft-Reset Command Control */
113 /* Auto Soft-Reset Command Control */
121 * CE0 0x20000000 - 0x2fffffff 128MB
122 * CE1 0x28000000 - 0x29ffffff 32MB
123 * CE2 0x2a000000 - 0x2bffffff 32MB
125 * The full address space of the AHB window of the controller is
126 * covered and CE0 start address and CE2 end addresses are read-only.
136 ((((start) & 0x0ff00000) >> 16) | (((end) - 0x100000) & 0xffff0000))
[all …]
/openbmc/libcper/sections/
H A Dcper-section-ia32x64.c12 #include <libcper/cper-utils.h>
13 #include <libcper/sections/cper-section-ia32x64.h>
15 //Private pre-definitions.
55 //Ensure this is decoded properly in IR->CPER in cper_section_ia32x64_to_ir()
56 int processor_error_info_num = (record->ValidFields >> 2) & 0x3F; in cper_section_ia32x64_to_ir()
59 int processor_context_info_num = (record->ValidFields >> 8) & 0x3F; in cper_section_ia32x64_to_ir()
64 .value.ui64 = record->ValidFields }; in cper_section_ia32x64_to_ir()
69 json_object_new_uint64(record->ApicId)); in cper_section_ia32x64_to_ir()
76 (EFI_IA32_X64_CPU_ID *)record->CpuIdInfo; in cper_section_ia32x64_to_ir()
78 json_object_new_uint64(cpuid_info->Eax)); in cper_section_ia32x64_to_ir()
[all …]
/openbmc/linux/arch/x86/lib/
H A Dinsn-eval.c14 #include <asm/insn-eval.h>
29 * is_string_insn() - Determine if instruction is a string instruction
34 * true if the instruction, determined by the opcode, is any of the
40 /* All string instructions have a 1-byte opcode. */ in is_string_insn()
41 if (insn->opcode.nbytes != 1) in is_string_insn()
44 switch (insn->opcode.bytes[0]) { in is_string_insn()
55 * insn_has_rep_prefix() - Determine if instruction has a REP prefix
78 * get_seg_reg_override_idx() - obtain segment register override index
85 * A constant identifying the segment register to use, among CS, SS, DS,
86 * ES, FS, or GS. INAT_SEG_REG_DEFAULT is returned if no segment override
[all …]
/openbmc/linux/include/media/
H A Dv4l2-jpeg.h1 /* SPDX-License-Identifier: GPL-2.0-only */
7 * For reference, see JPEG ITU-T.81 (ISO/IEC 10918-1)
13 #include <linux/v4l2-controls.h>
19 * struct v4l2_jpeg_reference - reference into the JPEG buffer
24 * and length is the size of the segment parameters, excluding the marker code.
34 * struct v4l2_jpeg_frame_component_spec - frame component-specification
48 * struct v4l2_jpeg_frame_header - JPEG frame header
53 * @component: component-specification, see v4l2_jpeg_frame_component_spec
54 * @subsampling: decoded subsampling from component-specification
68 * struct v4l2_jpeg_scan_component_spec - scan component-specification
[all …]
/openbmc/linux/arch/x86/realmode/rm/
H A Dreboot.S1 /* SPDX-License-Identifier: GPL-2.0 */
5 #include <asm/processor-flags.h>
6 #include <asm/msr-index.h>
13 * controller to pulse the CPU reset line, which is more thorough, but
14 * doesn't work with at least one type of 486 motherboard. It is easy
17 * This code is called with the restart type (0 = BIOS, 1 = APM) in
25 /* Switch to trampoline GDT as it is guaranteed < 4 GiB */
51 * mode. The GDT is not used in real mode; it is just needed here to
57 * Load the data segment registers with 16-bit compatible values
69 * This is 16-bit protected mode code to disable paging and the cache,
[all …]
/openbmc/u-boot/include/
H A Dspi.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Common SPI Interface: Controller-specific definitions
21 #define SPI_CS_HIGH BIT(2) /* CS active high */
22 #define SPI_LSB_FIRST BIT(3) /* per-word bits-on-wire */
46 * struct dm_spi_platdata - platform data for all SPI slaves
50 * dev_get_parent_platdata(slave->dev).
52 * This data is immuatable. Each time the device is probed, @max_hz and @mode
55 * @cs: Chip select number (0..n-1)
60 unsigned int cs; member
68 * struct spi_slave - Representation of a SPI slave
[all …]
/openbmc/linux/drivers/isdn/mISDN/
H A Ddsp_blowfish.c17 * how to encode a sample stream to 64-bit blocks that will be encryped
19 * first of all, data is collected until a block of 9 samples are received.
20 * of course, a packet may have much more than 9 sample, but is may have
21 * not excacly the multiple of 9 samples. if there is a rest, the next
24 * the block is then converted to 9 uLAW samples without the least sigificant
25 * bit. the result is a 7-bit encoded sample.
39 * the missing bit 0 of the last byte is filled with some
44 * the result will be converted into 9 bytes. the bit 7 is used for
45 * checksumme (CS) for sync (0, 1) and for the last bit:
53 * CS 4(4) 4(3) 4(2) 4(1) 4(0) 5(7) 5(6)
[all …]
/openbmc/linux/tools/perf/util/
H A Dcs-etm.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright(C) 2015-2018 Linaro Limited.
12 #include <linux/coresight-pmu.h>
22 #include "cs-etm.h"
23 #include "cs-etm-decoder/cs-etm-decoder.h"
37 #include "thread-stack.h"
40 #include "util/synthetic-events.h"
61 * Per-thread ignores the trace channel ID and instead assumes that
63 * which CPU it ran on. It also implies no context IDs so the TID is
128 * work with. One option is to modify to auxtrace_heap_XYZ() API or simply
[all …]
/openbmc/u-boot/arch/x86/cpu/i386/
H A Dcpu.c1 // SPDX-License-Identifier: GPL-2.0+
3 * (C) Copyright 2008-2011
10 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
14 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
17 * Part of this file is adapted from coreboot
28 #include <asm/processor-flags.h>
34 * This is a macro so it can be used in initialisers
37 ((((base) & 0xff000000ULL) << (56-24)) | \
39 (((limit) & 0x000f0000ULL) << (48-16)) | \
110 gdt.len = (num_entries * X86_GDT_ENTRY_SIZE) - 1; in load_gdt()
[all …]
/openbmc/linux/drivers/gpu/drm/i915/gt/
H A Dintel_lrc.c1 // SPDX-License-Identifier: MIT
24 * The per-platform tables are u8-encoded in @data. Decode @data and set the
25 * addresses' offset and commands in @regs. The following encoding is used
29 * [7]: create NOPs - number of NOPs are set in lower bits
35 * Addresses: these are decoded after a MI_LOAD_REGISTER_IMM command by "count"
37 * is used for offsets smaller than 0x200 while the latter is for values bigger
60 const u32 base = engine->mmio_base; in set_offsets()
78 if (GRAPHICS_VER(engine->i915) >= 11) in set_offsets()
95 } while (--count); in set_offsets()
101 if (GRAPHICS_VER(engine->i915) >= 11) in set_offsets()
[all …]

123