Home
last modified time | relevance | path

Searched +full:host +full:- +full:port (Results 1 – 25 of 1050) sorted by relevance

12345678910>>...42

/openbmc/linux/Documentation/driver-api/cxl/
H A Dmemory-devices.rst1 .. SPDX-License-Identifier: GPL-2.0
12 Address space is handled via HDM (Host Managed Device Memory) decoders
14 range across multiple devices underneath a host-bridge or interleaved
15 across host-bridges.
25 multiple Host Bridges and endpoints while another may opt for fault tolerance
28 Platform firmware enumerates a menu of interleave options at the "CXL root port"
30 dictates which endpoints can participate in which Host Bridge decode regimes.
33 given range only decodes to 1 one Host Bridge, but that Host Bridge may in turn
35 port and an endpoint may interleave cycles across multiple Downstream Switch
39 module generates an emulated CXL topology of 2 Host Bridges each with 2 Root
[all …]
/openbmc/openbmc/poky/bitbake/lib/bb/server/
H A Dxmlrpcclient.py4 # Copyright (C) 2006 - 2007 Michael 'Mickey' Lauer
5 # Copyright (C) 2006 - 2008 Richard Purdie
7 # SPDX-License-Identifier: GPL-2.0-only
24 def make_connection(self, host): argument
26 #HTTP/1.1 keep-alive.
27 if self._connection and host == self._connection[0]:
30 # create a HTTP connection object from a host descriptor
31 chost, self._extra_headers, x509 = self.get_host_info(host)
32 #store the host argument along with the connection object
33 self._connection = host, http.client.HTTPConnection(chost, timeout=self.timeout)
[all …]
/openbmc/openbmc-test-automation/lib/
H A Dbmc_network_security_utils.robot11 [Arguments] ${host} ${num}=${count} ${packet_type}=${ICMP_PACKETS}
12 ... ${port}=80 ${icmp_type}=${ICMP_ECHO_REQUEST}
15 # host The host name or IP address of the target system.
17 # port Network port.
21 # This keyword expects host, port, type and number of packets to be sent
26 ... --icmp-type ${icmp_type}
27 ... -p ${port}
28 ${cmd_buf}= Set Variable --delay ${delay} ${host} -c ${num} --${packet_type} ${cmd_suffix}
36 [Arguments] ${host} ${num}=${count} ${port}=${REDFISH_INTERFACE}
38 [Teardown] Verify Interface Stability ${port}
[all …]
H A Dconnection_client.robot23 # host, alias, port, timeout, newline, prompt, term_type,
29 # host ${OPENBMC_HOST}
31 # If no host was provided, add ${OPENBMC_HOST} to the dictionary
33 ... Dictionary Should Contain Key ${connection_args} host
35 ... Set To Dictionary ${connection_args} host=${OPENBMC_HOST}
41 # Check to see if a port to connect to was provided.
43 ... Dictionary Should Contain Key ${connection_args} port
45 # If the ${SSH_PORT} is set and no port was provided, add the defined port
47 # with the either the provided port or the default port.
50 ... Set To Dictionary ${connection_args} port=${SSH_PORT} AND
[all …]
/openbmc/linux/drivers/thunderbolt/
H A Dtest.c1 // SPDX-License-Identifier: GPL-2.0
20 res->data = ida; in __ida_init()
26 struct ida *ida = res->data; in __ida_destroy()
47 sw->config.upstream_port_number = upstream_port; in alloc_switch()
48 sw->config.depth = tb_route_length(route); in alloc_switch()
49 sw->config.route_hi = upper_32_bits(route); in alloc_switch()
50 sw->config.route_lo = lower_32_bits(route); in alloc_switch()
51 sw->config.enabled = 0; in alloc_switch()
52 sw->config.max_port_number = max_port_number; in alloc_switch()
54 size = (sw->config.max_port_number + 1) * sizeof(*sw->ports); in alloc_switch()
[all …]
/openbmc/linux/drivers/ata/
H A Dpata_atp867x.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * pata_atp867x.c - ARTOP 867X 64bit 4-channel UDMA133 ATA controller driver
5 * (C) 2009 Google Inc. John(Jung-Ik) Lee <jilee@google.com>
9 * 2003-2004 by Eric Uhrhane, Google, Inc.
69 #define ATP867X_IOBASE(ap) ((ap)->host->iomap[0])
72 #define ATP867X_IO_PORTBASE(ap, port) (0x00 + ATP867X_IOBASE(ap) + \ argument
73 (port) * ATP867X_IO_CHANNEL_OFFSET)
74 #define ATP867X_IO_DMABASE(ap, port) (0x40 + \ argument
75 ATP867X_IO_PORTBASE((ap), (port)))
77 #define ATP867X_IO_STATUS(ap, port) (0x07 + \ argument
[all …]
H A Dlibahci_platform.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright 2004-2005 Red Hat, Inc.
28 static void ahci_host_stop(struct ata_host *host);
37 * ahci_platform_enable_phys - Enable PHYs
38 * @hpriv: host private area to store config values
40 * This function enables all the PHYs found in hpriv->phys, if any.
51 for (i = 0; i < hpriv->nports; i++) { in ahci_platform_enable_phys()
52 rc = phy_init(hpriv->phys[i]); in ahci_platform_enable_phys()
56 rc = phy_set_mode(hpriv->phys[i], PHY_MODE_SATA); in ahci_platform_enable_phys()
58 phy_exit(hpriv->phys[i]); in ahci_platform_enable_phys()
[all …]
H A Dsata_mv.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * sata_mv.c - Marvell SATA support
5 * Copyright 2008-2009: Marvell Corporation, all rights reserved.
12 * Please ALWAYS copy linux-ide@vger.kernel.org on emails.
18 * --> Develop a low-power-consumption strategy, and implement it.
20 * --> Add sysfs attributes for per-chip / per-HC IRQ coalescing thresholds.
22 * --> [Experiment, Marvell value added] Is it possible to use target
23 * mode to cross-connect two Linux boxes with Marvell cards? If so,
31 * 80x1-B2 errata PCI#11:
34 * should be careful to insert those cards only onto PCI-X bus #0,
[all …]
H A Dpata_pdc2027x.c1 // SPDX-License-Identifier: GPL-2.0-or-later
8 * Copyright (C) 1998-2002 Andre Hedrick <andre@linux-ide.org>
15 * as Documentation/driver-api/libata.rst
170 * port_mmio - Get the MMIO address of PDC2027x extended registers
171 * @ap: Port
176 return ap->host->iomap[PDC_MMIO_BAR] + ap->port_no * 0x100 + offset; in port_mmio()
180 * dev_mmio - Get the MMIO address of PDC2027x extended registers
181 * @ap: Port
187 u8 adj = (adev->devno) ? 0x08 : 0x00; in dev_mmio()
192 * pdc2027x_cable_detect - Probe host controller cable detect info
[all …]
H A Dsata_vsc.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * sata_vsc.c - Vitesse VSC7174 4 port DPA SATA
6 * Please ALWAYS copy linux-ide@vger.kernel.org
14 * as Documentation/driver-api/libata.rst
27 #include <linux/dma-mapping.h>
67 /* Port stride */
88 return -EINVAL; in vsc_sata_scr_read()
89 *val = readl(link->ap->ioaddr.scr_addr + (sc_reg * 4)); in vsc_sata_scr_read()
98 return -EINVAL; in vsc_sata_scr_write()
99 writel(val, link->ap->ioaddr.scr_addr + (sc_reg * 4)); in vsc_sata_scr_write()
[all …]
H A Dpata_sis.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * pata_sis.c - SiS ATA driver
9 * Copyright (C) 1999-2000 Andre Hedrick <andre@linux-ide.org>
42 u16 device; /* PCI host ID */
67 while (lap->device) { in sis_short_ata40()
68 if (lap->device == dev->device && in sis_short_ata40()
69 lap->subvendor == dev->subsystem_vendor && in sis_short_ata40()
70 lap->subdevice == dev->subsystem_device) in sis_short_ata40()
79 * sis_old_port_base - return PCI configuration base for dev
82 * Returns the base of the PCI configuration registers for this port
[all …]
/openbmc/linux/drivers/spi/
H A Dspi-dln2.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Driver for the Diolan DLN-2 USB-SPI adapter
82 struct spi_controller *host; member
83 u8 port; member
106 u8 port; in dln2_spi_enable() member
111 tx.port = dln2->port; in dln2_spi_enable()
115 len -= sizeof(tx.wait_for_completion); in dln2_spi_enable()
121 return dln2_transfer_tx(dln2->pdev, cmd, &tx, len); in dln2_spi_enable()
129 * Ex: cs_mask = 0x03 -> CS0 & CS1 will be selected and the next WR/RD operation
135 u8 port; in dln2_spi_cs_set() member
[all …]
/openbmc/qemu/tests/qemu-iotests/
H A D207.out3 …v-create", "arguments": {"job-id": "job0", "options": {"driver": "ssh", "location": {"path": "TEST…
5 {"execute": "job-dismiss", "arguments": {"id": "job0"}}
17 === Test host-key-check options ===
19 --- no host key checking --
21-create", "arguments": {"job-id": "job0", "options": {"driver": "ssh", "location": {"host-key-chec…
23 {"execute": "job-dismiss", "arguments": {"id": "job0"}}
30 --- known_hosts key checking --
32-create", "arguments": {"job-id": "job0", "options": {"driver": "ssh", "location": {"host-key-chec…
34 {"execute": "job-dismiss", "arguments": {"id": "job0"}}
41 --- explicit md5 key checking --
[all …]
H A D20735 if key == 'hash' and re.match('[0-9a-f]+', value):
40 p = r"\S+ (key fingerprint) '(md5|sha1|sha256):[0-9a-f]+'"
64 'host': '127.0.0.1',
65 'port': '22'
76 # Test host-key-check options
78 iotests.log("=== Test host-key-check options ===")
81 iotests.log("--- no host key checking --")
89 'host': '127.0.0.1',
90 'port': '22'
92 'host-key-check': {
[all …]
/openbmc/openbmc/poky/bitbake/lib/prserv/
H A Dserv.py4 # SPDX-License-Identifier: GPL-2.0-only
29 "get-pr": self.handle_get_pr,
30 "test-pr": self.handle_test_pr,
31 "test-package": self.handle_test_package,
32 "max-package-pr": self.handle_max_package_pr,
33 "import-one": self.handle_import_one,
35 "is-readonly": self.handle_is_readonly,
130 # The package is not known upstream, must be a local-only package
131 # Let's compute the PR number using the local-only method
236 def __init__(self, dbfile, logfile, host, port, upstream): argument
[all …]
/openbmc/linux/drivers/cxl/core/
H A Dport.c1 // SPDX-License-Identifier: GPL-2.0-only
24 * cross-device interleave coordination. The CXL core also establishes and
40 int cxl_num_decoders_committed(struct cxl_port *port) in cxl_num_decoders_committed() argument
44 return port->commit_end + 1; in cxl_num_decoders_committed()
50 return sysfs_emit(buf, "%s\n", dev->type->name); in devtype_show()
56 if (dev->type == &cxl_nvdimm_bridge_type) in cxl_device_id()
58 if (dev->type == &cxl_nvdimm_type) in cxl_device_id()
60 if (dev->type == CXL_PMEM_REGION_TYPE()) in cxl_device_id()
62 if (dev->type == CXL_DAX_REGION_TYPE()) in cxl_device_id()
71 if (dev->type == CXL_REGION_TYPE()) in cxl_device_id()
[all …]
/openbmc/openbmc/poky/scripts/
H A Doe-git-proxy3 # oe-git-proxy is a simple tool to be via GIT_PROXY_COMMAND. It uses socat
6 # protocol, and port.
8 # hosts, host globs (*.example.com), IPs, or CIDR masks (192.168.1.0/24). It
17 # SPDX-License-Identifier: GPL-2.0-only
23 set -f
25 if [ $# -lt 2 -o "$1" = '--help' -o "$1" = '-h' ] ; then
26 echo 'oe-git-proxy: error: the following arguments are required: host port'
27 echo 'Usage: oe-git-proxy host port'
29 echo 'OpenEmbedded git-proxy - a simple tool to be used via GIT_PROXY_COMMAND.'
31 echo 'It uses ALL_PROXY to determine the proxy server, protocol, and port.'
[all …]
/openbmc/linux/Documentation/devicetree/bindings/pci/
H A Dpci.txt3 PCI Bus Binding to: IEEE Std 1275-1994
4 https://www.devicetree.org/open-firmware/bindings/pci/pci2_1.pdf
9 https://www.devicetree.org/open-firmware/practice/imap/imap0_9d.pdf
11 Additionally to the properties specified in the above standards a host bridge
14 - linux,pci-domain:
15 If present this property assigns a fixed PCI domain number to a host bridge,
18 host bridges in the system, otherwise potentially conflicting domain numbers
19 may be assigned to root buses behind different host bridges. The domain
20 number for each host bridge in the system must be unique.
21 - max-link-speed:
[all …]
/openbmc/openbmc/poky/bitbake/lib/bb/fetch2/
H A Dssh.py6 http://tools.ietf.org/wg/secsh/draft-ietf-secsh-scp-sftp-ssh-uri/
11 Please note that '/' is used as host, path separator not ':' as you may
15 SRC_URI = "ssh://user@host.example.com/dir/path/file.txt"
16 SRC_URI = "ssh://user@host.example.com/~/file.txt"
30 # SPDX-License-Identifier: GPL-2.0-only
47 (?P<host>\S+?) # non-greedy match of the host
48 (:(?P<port>[0-9]+))? # colon followed by the port (optional)
69 "Invalid protocol - if you wish to fetch from a git " +
75 host = m.group('host')
84 host = m.group('host')
[all …]
/openbmc/linux/drivers/net/ethernet/sfc/
H A Dfilter.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Copyright 2005-2013 Solarflare Communications Inc.
16 * enum efx_filter_match_flags - Flags for hardware filter match type
17 * @EFX_FILTER_MATCH_REM_HOST: Match by remote IP host address
18 * @EFX_FILTER_MATCH_LOC_HOST: Match by local IP host address
20 * @EFX_FILTER_MATCH_REM_PORT: Match by remote TCP/UDP port
22 * @EFX_FILTER_MATCH_LOC_PORT: Match by local TCP/UDP port
23 * @EFX_FILTER_MATCH_ETHER_TYPE: Match by Ether-type
33 * - Huntington supports filter matching controlled by firmware, potentially
34 * using {TCP,UDP}/IPv{4,6} 4-tuple or local 2-tuple, local MAC or I/G bit,
[all …]
/openbmc/linux/Documentation/ABI/stable/
H A Dsysfs-driver-ib_srp1 What: /sys/class/infiniband_srp/srp-<hca>-<port_number>/add_target
4 Contact: linux-rdma@vger.kernel.org
7 a comma-separated list of login parameters to this sysfs
10 * id_ext, a 16-digit hexadecimal number specifying the eight
11 byte identifier extension in the 16-byte SRP target port
12 identifier. The target port identifier is sent by ib_srp
14 * ioc_guid, a 16-digit hexadecimal number specifying the eight
15 byte I/O controller GUID portion of the 16-byte target port
17 * dgid, a 32-digit hexadecimal number specifying the
19 * pkey, a four-digit hexadecimal number specifying the
[all …]
/openbmc/linux/tools/testing/vsock/
H A DREADME2 -------------------
3 These tests exercise net/vmw_vsock/ host<->guest sockets for VMware, KVM, and
4 Hyper-V.
8 * vsock_test - core AF_VSOCK socket functionality
9 * vsock_diag_test - vsock_diag.ko module for listing open sockets
15 2. Install the kernel and tests on the host.
21 # host=server, guest=client
22 (host)# $TEST_BINARY --mode=server \
23 --control-port=1234 \
24 --peer-cid=3
[all …]
/openbmc/qemu/docs/system/devices/
H A Dusb.rst2 -------------
5 plug virtual USB devices or real host USB devices (only works with
6 certain host operating systems). QEMU will automatically create and
15 QEMU has XHCI host adapter support. The XHCI hardware design is much
16 more virtualization-friendly when compared to EHCI and UHCI, thus XHCI
21 |qemu_system| -device qemu-xhci
46 ``-usb`` switch. QEMU will create the UHCI controller as function of
47 the PIIX3 chipset. The USB 1.1 bus will carry the name ``usb-bus.0``.
49 You can use the standard ``-device`` switch to add a EHCI controller to
52 ``-device usb-ehci,id=ehci``. This will give you a USB 2.0 bus named
[all …]
H A Dcxl.rst3 From the view of a single host, CXL is an interconnect standard that
4 targets accelerators and memory devices attached to a CXL host.
6 software running on a QEMU emulated host or to the internals of
11 by considering only a single host and a static configuration.
14 with CXL Host Bridges, which have CXL Root Ports which may be directly
26 - Configuration space access
27 - BAR mapped memory accesses used for registers and mailboxes.
28 - MSI/MSI-X
29 - AER
30 - DOE mailboxes
[all …]
/openbmc/linux/drivers/pci/controller/
H A Dpcie-mt7621.c1 // SPDX-License-Identifier: GPL-2.0+
35 /* MediaTek-specific configuration registers */
40 /* Host-PCI bridge registers */
67 * struct mt7621_pcie_port - PCIe port information
69 * @list: port list
70 * @pcie: pointer to PCIe host info
71 * @clk: pointer to the port clock gate
73 * @pcie_rst: pointer to port reset control
75 * @slot: port slot
76 * @enabled: indicates if port is enabled
[all …]

12345678910>>...42