Home
last modified time | relevance | path

Searched full:firc (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/cpufreq/
H A Dimx-cpufreq-dt.c43 FIRC, enumerator
52 { .id = "firc" },
58 return clk_get_rate(imx7ulp_clks[FIRC].clk); in imx7ulp_get_intermediate()
66 clk_set_parent(imx7ulp_clks[SCS_SEL].clk, imx7ulp_clks[FIRC].clk); in imx7ulp_target_intermediate()
67 clk_set_parent(imx7ulp_clks[HSRUN_SCS_SEL].clk, imx7ulp_clks[FIRC].clk); in imx7ulp_target_intermediate()
/openbmc/linux/drivers/reset/
H A Dreset-lpc18xx.c142 u32 fcclk, firc; in lpc18xx_rgu_probe() local
178 firc = clk_get_rate(rc->clk_delay) / USEC_PER_SEC; in lpc18xx_rgu_probe()
179 if (fcclk == 0 || firc == 0) in lpc18xx_rgu_probe()
182 rc->delay_us = DIV_ROUND_UP(fcclk, firc * firc); in lpc18xx_rgu_probe()
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dimx7ulp-scg-clock.yaml63 - const: firc
84 <&firc>, <&upll>;
86 "firc", "upll";
/openbmc/u-boot/arch/arm/mach-imx/mx7ulp/
H A Dscg.c999 /* SCG1(A7) FIRC DIV configurations */
1000 /* Disable FIRC DIV3 */
1002 /* FIRC DIV2 = 48MHz / 1 = 48MHz */
1004 /* Disable FIRC DIV1 */
1009 /* Wait for FIRC clock ready */ in scg_a7_firc_init()
1013 /* Configure A7 FIRC DIV1 ~ DIV3 */ in scg_a7_firc_init()
1041 /* SCG1(A7) FIRC DIV configurations */
1042 /* Enable FIRC DIV3 */
1044 /* FIRC DIV2 = 48MHz / 1 = 48MHz */
1046 /* Enable FIRC DIV1 */
[all …]
H A Dclock.c78 /* Set parent to FIRC DIV2 clock */ in enable_i2c_clk()
282 * A4 side: SIRC 16Mhz (DIV1-3 off), FIRC 48Mhz (DIV1-2 on), in clock_init()
290 * 1. Enable PFD1-3 of APLL for A7 side. Enable FIRC and DIVs. in clock_init()
H A Dpcc.c28 SCG_FIRC_DIV2_CLK, /* FIRC BUS clock */
/openbmc/linux/drivers/clk/imx/
H A Dclk-imx7ulp.c22 static const char * const pll_pre_sels[] = { "sosc", "firc", };
27 static const char * const scs_sels[] = { "dummy", "sosc", "sirc", "firc", "dummy", "apll_sel", "sp…
29 static const char * const nic_sels[] = { "firc", "ddr_clk", };
34 /* used by sosc/sirc/firc/ddr/spll/apll dividers */
65 hws[IMX7ULP_CLK_FIRC] = imx_get_clk_hw_by_name(np, "firc"); in imx7ulp_clk_scg1_init()
126 …hws[IMX7ULP_CLK_FIRC_BUS_CLK] = imx_clk_hw_divider_gate("firc_bus_clk", "firc", 0, base + 0x304, 8… in imx7ulp_clk_scg1_init()
H A Dclk-vf610.c72 static const char *fast_sels[] = { "firc", "fxosc", };
187 clk[VF610_CLK_FIRC] = imx_clk_fixed("firc", 24000000); in vf610_clocks_init()
/openbmc/u-boot/arch/arm/include/asm/arch-mx7ulp/
H A Dscg.h94 * FIRC/SIRC DIV1 ==> xIRC_PLAT_CLK
95 * FIRC/SIRC DIV2 ==> xIRC_BUS_CLK
96 * FIRC/SIRC DIV3 ==> xIRC_SLOW_CLK
187 /* 0: Sys-OSC, 1: FIRC */
/openbmc/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7ulp.dtsi76 firc: clock-firc { label
79 clock-output-names = "firc";
251 <&firc>, <&upll>;
253 "firc", "upll";
/openbmc/u-boot/arch/arm/dts/
H A Dimx7ulp.dtsi101 firc: clock@3 { label
105 clock-output-names = "firc";
376 <&firc>, <&upll>, <&mpll>;
378 "firc", "upll", "mpll";
/openbmc/u-boot/board/freescale/s32v234evb/
H A Dclock.c15 * refclk_freq - input referece clock frequency (FXOSC - 40 MHZ, FIRC - 48 MHZ)
69 * refclk_freq - input reference clock frequency (FXOSC - 40 MHZ, FIRC - 48 MHZ)