Home
last modified time | relevance | path

Searched +full:dout +full:- +full:default +full:- +full:2 (Results 1 – 25 of 131) sorted by relevance

123456

/openbmc/linux/Documentation/devicetree/bindings/gpio/
H A Dxlnx,gpio-xilinx.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/gpio/xlnx,gpio-xilinx.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Neeli Srinivas <srinivas.neeli@amd.com>
14 to an AXI4-Lite interface. The AXI GPIO can be configured as either
15 a single or a dual-channel device. The width of each channel is
22 - xlnx,xps-gpio-1.00.a
27 "#gpio-cells":
28 const: 2
[all …]
/openbmc/u-boot/board/work-microwave/work_92105/
H A Dwork_92105_display.c1 // SPDX-License-Identifier: GPL-2.0+
6 * Written-by: Albert ARIBAUD <albert.aribaud@3adev.fr>
8 * The work_92105 display is a HD44780-compatible module
53 /* Function set: eight bits, two lines, 8-dot font */
72 * Default value for contrats
78 * Define slave as a module-wide local to save passing it around,
90 uint8_t dout[2]; in max6957aax_write() local
92 dout[0] = reg; in max6957aax_write()
93 dout[1] = value; in max6957aax_write()
95 /* do SPI read/write (passing din==dout is OK) */ in max6957aax_write()
[all …]
/openbmc/linux/sound/soc/codecs/
H A Dmax98925.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * max98925.c -- ALSA SoC Stereo MAX98925 driver
4 * Copyright 2013-15 Maxim Integrated Products
52 { 0x1B, 0xC0 }, /* DAI Clock Mode 2 */
59 { 0x22, 0x00 }, /* DOUT Configuration VMON */
60 { 0x23, 0x00 }, /* DOUT Configuration IMON */
61 { 0x24, 0x00 }, /* DOUT Configuration VBAT */
62 { 0x25, 0x00 }, /* DOUT Configuration VBST */
63 { 0x26, 0x00 }, /* DOUT Configuration FLAG */
64 { 0x27, 0xFF }, /* DOUT HiZ Configuration 1 */
[all …]
H A Dmax98926.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * max98926.c -- ALSA SoC MAX98926 driver
4 * Copyright 2013-15 Maxim Integrated Products
49 { 0x1B, 0x00 }, /* DAI Clock Mode 2 */
56 { 0x22, 0x00 }, /* DOUT Configuration VMON */
57 { 0x23, 0x00 }, /* DOUT Configuration IMON */
58 { 0x24, 0x00 }, /* DOUT Configuration VBAT */
59 { 0x25, 0x00 }, /* DOUT Configuration VBST */
60 { 0x26, 0x00 }, /* DOUT Configuration FLAG */
61 { 0x27, 0xFF }, /* DOUT HiZ Configuration 1 */
[all …]
/openbmc/u-boot/drivers/spi/
H A Dcf_spi.c1 // SPDX-License-Identifier: GPL-2.0+
4 * (C) Copyright 2000-2003
7 * Copyright (C) 2004-2009 Freescale Semiconductor, Inc.
8 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
52 dspi->mcr = DSPI_MCR_MSTR | DSPI_MCR_CSIS7 | DSPI_MCR_CSIS6 | in cfspi_init()
57 /* Default setting in platform configuration */ in cfspi_init()
59 dspi->ctar[0] = CONFIG_SYS_DSPI_CTAR0; in cfspi_init()
62 dspi->ctar[1] = CONFIG_SYS_DSPI_CTAR1; in cfspi_init()
65 dspi->ctar[2] = CONFIG_SYS_DSPI_CTAR2; in cfspi_init()
68 dspi->ctar[3] = CONFIG_SYS_DSPI_CTAR3; in cfspi_init()
[all …]
H A Ddavinci_spi.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/
59 * Define default SPI0_NUM_CS as 1 for existing platforms that uses this
70 * define CONFIG_SYS_SPI1 when platform has spi-1 device (bus #1) and
80 * define CONFIG_SYS_SPI2 when platform has spi-2 device (bus #2) and
84 #define SPI2_BUS 2
130 bool half_duplex; /* true, if master is half-duplex only */
144 writel(data, &ds->regs->dat1); in davinci_spi_xfer_data()
147 while ((buf_reg_val = readl(&ds->regs->buf)) & SPIBUF_RXEMPTY_MASK) in davinci_spi_xfer_data()
160 (ds->cur_cs << SPIDAT1_CSNR_SHIFT)); in davinci_spi_read()
[all …]
H A Dfsl_dspi.c1 // SPDX-License-Identifier: GPL-2.0+
3 * (C) Copyright 2000-2003
6 * Copyright (C) 2004-2009, 2015 Freescale Semiconductor, Inc.
7 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
36 /* default SCK frequency, unit: HZ */
42 /* CTAR register pre-configure value */
51 /* CTAR register pre-configure mask */
61 * struct fsl_dspi_platdata - platform data for Freescale DSPI
64 * @speed_hz: Default SCK frequency
76 * struct fsl_dspi_priv - private data for Freescale DSPI
[all …]
H A Dstm32_qspi.c1 // SPDX-License-Identifier: GPL-2.0+
43 #define STM32_QSPI_CR_DMAEN BIT(2)
64 #define STM32_QSPI_DCR_CSHT_MASK GENMASK(2, 0)
74 #define STM32_QSPI_SR_FTF BIT(2)
109 STM32_QSPI_CCR_IMODE_TWO_LINE = 2,
116 STM32_QSPI_CCR_ADMODE_TWO_LINE = 2,
123 STM32_QSPI_CCR_ADSIZE_24BIT = 2,
130 STM32_QSPI_CCR_ABMODE_TWO_LINE = 2,
137 STM32_QSPI_CCR_ABSIZE_24BIT = 2,
144 STM32_QSPI_CCR_DMODE_TWO_LINE = 2,
[all …]
H A Dcadence_qspi.c1 // SPDX-License-Identifier: GPL-2.0+
17 #define CQSPI_INDIRECT_READ 2
24 struct cadence_spi_platdata *plat = bus->platdata; in cadence_spi_write_speed()
27 cadence_qspi_apb_config_baudrate_div(priv->regbase, in cadence_spi_write_speed()
31 cadence_qspi_apb_delay(priv->regbase, CONFIG_CQSPI_REF_CLK, hz, in cadence_spi_write_speed()
32 plat->tshsl_ns, plat->tsd2d_ns, in cadence_spi_write_speed()
33 plat->tchsh_ns, plat->tslch_ns); in cadence_spi_write_speed()
42 void *base = priv->regbase; in spi_calibration()
45 int err = 0, i, range_lo = -1, range_hi = -1; in spi_calibration()
85 if (range_lo == -1 && temp == idcode) { in spi_calibration()
[all …]
H A Domap3_spi.c1 // SPDX-License-Identifier: GPL-2.0+
9 * Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/
43 /* per-register bitmasks */
44 #define OMAP3_MCSPI_SYSCONFIG_SMARTIDLE (2 << 3)
45 #define OMAP3_MCSPI_SYSCONFIG_ENAWAKEUP BIT(2)
52 #define OMAP3_MCSPI_MODULCTRL_MS BIT(2)
57 #define OMAP3_MCSPI_CHCONF_CLKD_MASK GENMASK(5, 2)
73 #define OMAP3_MCSPI_CHSTAT_EOT BIT(2)
104 /* channel0: 0x2C - 0x3C, bus 0 & 1 & 2 & 3 */
105 /* channel1: 0x40 - 0x50, bus 0 & 1 */
[all …]
/openbmc/linux/drivers/clk/
H A Dclk-axi-clkgen.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright 2012-2013 Analog Devices Inc.
6 * Author: Lars-Peter Clausen <lars@metafoo.de>
11 #include <linux/clk-provider.h>
70 case 2: in axi_clkgen_lookup_filter()
88 default: in axi_clkgen_lookup_filter()
132 unsigned long f, dout, best_f, fvco; in axi_clkgen_calc_params() local
144 d_min = max_t(unsigned long, DIV_ROUND_UP(fin, limits->fpfd_max), 1); in axi_clkgen_calc_params()
145 d_max = min_t(unsigned long, fin / limits->fpfd_min, 80); in axi_clkgen_calc_params()
148 fvco_min_fract = limits->fvco_min << fract_shift; in axi_clkgen_calc_params()
[all …]
/openbmc/linux/net/ceph/
H A Dmessenger.c1 // SPDX-License-Identifier: GPL-2.0
44 * --------
46 * --------
49 * ----------
51 * ---------- TCP connection)
54 * | ----------------------
57 * |+--------------------------- \
59 * | ----------- \ \
61 * | ----------- await close \ \
66 * | / --------------- | |
[all …]
H A Dmessenger_v2.c1 // SPDX-License-Identifier: GPL-2.0
31 #define FRAME_TAG_AUTH_REQUEST 2
56 #define IN_S_HANDLE_CONTROL 2
67 #define OUT_S_QUEUE_DATA_CONT 2
89 if (ret == -EAGAIN) in do_recvmsg()
105 * 1 - done, nothing (else) to read
106 * 0 - socket is empty, need to wait
107 * <0 - error
113 dout("%s con %p %s %zu\n", __func__, con, in ceph_tcp_recv()
114 iov_iter_is_discard(&con->v2.in_iter) ? "discard" : "need", in ceph_tcp_recv()
[all …]
H A Dmessenger_v1.c1 // SPDX-License-Identifier: GPL-2.0
35 if (r == -EAGAIN) in ceph_tcp_recvmsg()
51 if (r == -EAGAIN) in ceph_tcp_recvpage()
72 if (r == -EAGAIN) in ceph_tcp_sendmsg()
104 if (ret == -EAGAIN) in ceph_tcp_sendpage()
112 BUG_ON(con->v1.out_skip); in con_out_kvec_reset()
114 con->v1.out_kvec_left = 0; in con_out_kvec_reset()
115 con->v1.out_kvec_bytes = 0; in con_out_kvec_reset()
116 con->v1.out_kvec_cur = &con->v1.out_kvec[0]; in con_out_kvec_reset()
122 int index = con->v1.out_kvec_left; in con_out_kvec_add()
[all …]
H A Dauth_x.c1 // SPDX-License-Identifier: GPL-2.0
24 struct ceph_x_info *xi = ac->private; in ceph_x_is_authenticated()
29 missing = ac->want_keys & ~xi->have_keys; in ceph_x_is_authenticated()
31 dout("%s want 0x%x have 0x%x missing 0x%x -> %d\n", __func__, in ceph_x_is_authenticated()
32 ac->want_keys, xi->have_keys, missing, !missing); in ceph_x_is_authenticated()
38 struct ceph_x_info *xi = ac->private; in ceph_x_should_authenticate()
42 dout("%s want 0x%x have 0x%x need 0x%x -> %d\n", __func__, in ceph_x_should_authenticate()
43 ac->want_keys, xi->have_keys, need, !!need); in ceph_x_should_authenticate()
64 hdr->struct_v = 1; in ceph_x_encrypt()
65 hdr->magic = cpu_to_le64(CEPHX_ENC_MAGIC); in ceph_x_encrypt()
[all …]
H A Dmon_client.c1 // SPDX-License-Identifier: GPL-2.0
24 * of cmon daemons use a modified version of the Paxos part-time parliament
62 return -EINVAL; in decode_mon_info()
89 dout("%s struct_v %d\n", __func__, struct_v); in ceph_monmap_decode()
115 dout("%s fsid %pU epoch %u num_mon %d\n", __func__, &fsid, epoch, in ceph_monmap_decode()
122 ret = -ENOMEM; in ceph_monmap_decode()
125 monmap->fsid = fsid; in ceph_monmap_decode()
126 monmap->epoch = epoch; in ceph_monmap_decode()
127 monmap->num_mon = num_mon; in ceph_monmap_decode()
131 struct ceph_entity_inst *inst = &monmap->mon_inst[i]; in ceph_monmap_decode()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.c33 * This file is gcc-parsable HW gospel, coming straight from HW engineers.
37 * remain as-is as it provides us with a guarantee from HW that it is correct.
57 bool need_recalculate = memcmp(&mode_lib->soc, &mode_lib->vba.soc, sizeof(mode_lib->vba.soc)) != 0 in dml_get_voltage_level()
58 || memcmp(&mode_lib->ip, &mode_lib->vba.ip, sizeof(mode_lib->vba.ip)) != 0 in dml_get_voltage_level()
59 || num_pipes != mode_lib->vba.cache_num_pipes in dml_get_voltage_level()
60 || memcmp(pipes, mode_lib->vba.cache_pipes, in dml_get_voltage_level()
63 mode_lib->vba.soc = mode_lib->soc; in dml_get_voltage_level()
64 mode_lib->vba.ip = mode_lib->ip; in dml_get_voltage_level()
65 memcpy(mode_lib->vba.cache_pipes, pipes, sizeof(*pipes) * num_pipes); in dml_get_voltage_level()
66 mode_lib->vba.cache_num_pipes = num_pipes; in dml_get_voltage_level()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddcn20_fpu.c1 // SPDX-License-Identifier: MIT
60 * 2. The FPU functions should have the noinline attribute to ensure anything
98 .pte_chunk_size_kbytes = 2,
99 .meta_chunk_size_kbytes = 2,
100 .writeback_chunk_size_kbytes = 2,
118 .cursor_chunk_size = 2,
123 .max_pscl_lb_bw_pix_per_clk = 2,
166 .pte_chunk_size_kbytes = 2,
167 .meta_chunk_size_kbytes = 2,
168 .writeback_chunk_size_kbytes = 2,
[all …]
/openbmc/linux/fs/ceph/
H A Ddir.c1 // SPDX-License-Identifier: GPL-2.0
22 * specific inode (e.g., a getattr due to fstat(2)), or as a path
42 struct ceph_mds_client *mdsc = ceph_sb_to_mdsc(dentry->d_sb); in ceph_d_init()
46 return -ENOMEM; /* oh well */ in ceph_d_init()
48 di->dentry = dentry; in ceph_d_init()
49 di->lease_session = NULL; in ceph_d_init()
50 di->time = jiffies; in ceph_d_init()
51 dentry->d_fsdata = di; in ceph_d_init()
52 INIT_LIST_HEAD(&di->lease_list); in ceph_d_init()
54 atomic64_inc(&mdsc->metric.total_dentries); in ceph_d_init()
[all …]
H A Dsuper.c1 // SPDX-License-Identifier: GPL-2.0-only
5 #include <linux/backing-dev.h>
49 dout("put_super\n"); in ceph_put_super()
51 ceph_mdsc_close_sessions(fsc->mdsc); in ceph_put_super()
57 struct ceph_mon_client *monc = &fsc->client->monc; in ceph_statfs()
62 if (fsc->mdsc->mdsmap->m_num_data_pg_pools == 1) { in ceph_statfs()
63 data_pool = fsc->mdsc->mdsmap->m_data_pg_pools[0]; in ceph_statfs()
68 dout("statfs\n"); in ceph_statfs()
74 buf->f_type = CEPH_SUPER_MAGIC; /* ?? */ in ceph_statfs()
78 * overflow on 32-bit machines. in ceph_statfs()
[all …]
H A Dmds_client.c1 // SPDX-License-Identifier: GPL-2.0
27 #define RECONNECT_MAX_SIZE (INT_MAX - PAGE_SIZE)
89 ceph_decode_64_safe(p, end, info->max_bytes, bad); in parse_reply_info_quota()
90 ceph_decode_64_safe(p, end, info->max_files, bad); in parse_reply_info_quota()
94 return -EIO; in parse_reply_info_quota()
107 if (features == (u64)-1) { in parse_reply_info_in()
122 info->in = *p; in parse_reply_info_in()
124 sizeof(*info->in->fragtree.splits) * in parse_reply_info_in()
125 le32_to_cpu(info->in->fragtree.nsplits); in parse_reply_info_in()
127 ceph_decode_32_safe(p, end, info->symlink_len, bad); in parse_reply_info_in()
[all …]
/openbmc/linux/drivers/net/ethernet/microchip/
H A Dencx24j600-regmap.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Register map access API - ENCX24J600 support
26 ret = spi_write(ctx->spi, &bank_opcode, 1); in encx24j600_switch_bank()
28 ctx->bank = bank; in encx24j600_switch_bank()
37 struct spi_transfer t[2] = { { .tx_buf = &opcode, .len = 1, }, in encx24j600_cmdn()
43 return spi_sync(ctx->spi, &m); in encx24j600_cmdn()
50 mutex_lock(&ctx->mutex); in regmap_lock_mutex()
57 mutex_unlock(&ctx->mutex); in regmap_unlock_mutex()
69 u8 tx_buf[2]; in regmap_encx24j600_sfr_read()
73 if ((banked_reg < 0x16) && (ctx->bank != bank)) in regmap_encx24j600_sfr_read()
[all …]
/openbmc/linux/drivers/block/
H A Drbd.c3 rbd.c -- Export ceph rados objects as a Linux block device
27 Documentation/ABI/testing/sysfs-bus-rbd
43 #include <linux/blk-mq.h>
58 * -EINVAL without updating it.
70 return -EINVAL; in atomic_inc_return_safe()
73 /* Decrement the counter. Return the resulting value, or -EINVAL */
84 return -EINVAL; in atomic_dec_return_safe()
96 (NAME_MAX - (sizeof (RBD_SNAP_DEV_NAME_PREFIX) - 1))
100 #define RBD_SNAP_HEAD_NAME "-"
105 #define RBD_IMAGE_NAME_LEN_MAX (PAGE_SIZE - sizeof (__le32) - 1)
[all …]
/openbmc/linux/drivers/pinctrl/starfive/
H A Dpinctrl-starfive-jh7110.c1 // SPDX-License-Identifier: GPL-2.0
27 #include <dt-bindings/pinctrl/starfive,jh7110-pinctrl.h>
30 #include "../pinctrl-utils.h"
33 #include "pinctrl-starfive-jh7110.h"
42 #define JH7110_PADCFG_DS_MASK GENMASK(2, 1)
45 #define JH7110_PADCFG_DS_8MA (2U << 1)
52 * | 31 - 24 | 23 - 16 | 15 - 10 | 9 - 8 | 7 - 0 |
53 * | din | dout | doen | function | pin |
100 const struct jh7110_pinctrl_soc_info *info = sfp->info; in jh7110_pin_dbg_show()
102 seq_printf(s, "%s", dev_name(pctldev->dev)); in jh7110_pin_dbg_show()
[all …]
H A Dpinctrl-starfive-jh7100.c1 // SPDX-License-Identifier: GPL-2.0
26 #include <dt-bindings/pinctrl/pinctrl-starfive-jh7100.h>
29 #include "../pinctrl-utils.h"
33 #define DRIVER_NAME "pinctrl-starfive"
37 * https://github.com/starfive-tech/JH7100_Docs
48 * The following 32-bit registers come in pairs, but only the offset of the
49 * first register is defined. The first controls (interrupts for) GPIO 0-31 and
50 * the second GPIO 32-63.
54 * Interrupt Type. If set to 1 the interrupt is edge-triggered. If set to 0 the
55 * interrupt is level-triggered.
[all …]

123456