Home
last modified time | relevance | path

Searched full:default (Results 6226 – 6250 of 9919) sorted by relevance

1...<<241242243244245246247248249250>>...397

/openbmc/qemu/tests/qemu-iotests/
H A D07528 status=1 # failure is the default!
/openbmc/openbmc/meta-quanta/meta-gbs/recipes-phosphor/fans/phosphor-pid-control/
H A Dfan-table-init.sh63 echo "${nvmePath}${i} WCTemp was read to be 0, using default WCTemp: ${wcTemp}"
/openbmc/u-boot/tools/
H A Dstm32image.c15 /* default option : bit0 => no signature */
/openbmc/u-boot/arch/arm/mach-imx/mx5/
H A Dsoc.c45 default: in get_cpu_rev()
/openbmc/phosphor-fan-presence/control/json/actions/
H A Dnet_target_increase.hpp53 ~NetTargetIncrease() = default;
/openbmc/u-boot/board/renesas/koelsch/
H A Dkoelsch.c61 * SD0 clock is set to 97.5MHz by default. in board_early_init_f()
/openbmc/u-boot/arch/arm/dts/
H A Dat91sam9x5ek.dtsi59 pinctrl-names = "default";
H A Daxp209.dtsi78 /* Default work frequency for buck regulators */
/openbmc/phosphor-dbus-interfaces/yaml/xyz/openbmc_project/Certs/
H A DCertificate.interface.yaml29 https://www.dmtf.org/sites/default/files/standards/documents/DSP2046_2018.3.pdf
/openbmc/qemu/tests/qtest/
H A Dbcm2835-dma-test.c51 /* Check that interrupts are silent by default: */ in bcm2835_dma_test_interrupt()
/openbmc/phosphor-fan-presence/presence/
H A Derror_reporter.hpp32 ~ErrorReporter() = default;
/openbmc/openbmc/meta-openembedded/meta-webserver/recipes-httpd/nginx/files/
H A Dnginx-fix-pidfile.patch93 default:
/openbmc/u-boot/board/renesas/porter/
H A Dporter.c60 * SD0 clock is set to 97.5MHz by default. in board_early_init_f()
/openbmc/phosphor-power/phosphor-power-sequencer/src/
H A Ddevice_finder.hpp64 ~DeviceFinder() = default;
/openbmc/openbmc-test-automation/bin/plug_ins/Soft_errors/
H A Dcp_post_boot90 "${REDFISH_SUPPORT_TRANS_STATE}", default=0
/openbmc/phosphor-power/phosphor-regulators/src/
H A Dsensor_monitoring.hpp58 ~SensorMonitoring() = default;
/openbmc/phosphor-logging/
H A Delog_meta.hpp80 // for out dbus error interfaces won't compile. This flag is not set by default,
/openbmc/u-boot/include/
H A Dfsl_mmdc.h62 /* default 64 for a quarter cycle delay */
/openbmc/u-boot/board/renesas/gose/
H A Dgose.c59 * SD0 clock is set to 97.5MHz by default. in board_early_init_f()
/openbmc/u-boot/arch/x86/cpu/broadwell/
H A Dpower_state.c20 /* Default to S0. */ in prev_sleep_state()
/openbmc/qemu/docs/devel/migration/
H A Dvirtio.rst58 default endianness
/openbmc/qemu/bsd-user/freebsd/
H A Dtarget_os_signal.h53 #define TARGET_SIG_DFL ((abi_long)0) /* default signal handling */
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-extended/wxwidgets/wxwidgets/
H A D0005-wx-config-fix-libdir-for-multilib.patch8 multilib when cross compile. And set default value of baselib with
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-support/monit/monit/
H A Dmonitrc21 # # default Monit check immediately after Monit start)
/openbmc/u-boot/arch/arm/mach-kirkwood/include/mach/
H A Dcpu.h62 * Default Device Address MAP BAR values

1...<<241242243244245246247248249250>>...397