/openbmc/linux/Documentation/devicetree/bindings/display/rockchip/ |
H A D | rockchip-vop.yaml | 60 - const: dclk_vop 112 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
|
/openbmc/linux/arch/arm/boot/dts/rockchip/ |
H A D | rv1126.dtsi | 206 <&cru DCLK_VOP>, 383 clock-names = "aclk_vop", "dclk_vop", "hclk_vop"; 384 clocks = <&cru ACLK_VOP>, <&cru DCLK_VOP>, <&cru HCLK_VOP>;
|
H A D | rk3188.dtsi | 120 clock-names = "aclk_vop", "dclk_vop", "hclk_vop"; 137 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
|
H A D | rk3066a.dtsi | 71 clock-names = "aclk_vop", "dclk_vop", "hclk_vop"; 97 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
|
H A D | rk322x.dtsi | 219 <&cru DCLK_VOP>, 664 clocks = <&cru ACLK_VOP>, <&cru DCLK_VOP>, <&cru HCLK_VOP>; 665 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
|
H A D | rk3036.dtsi | 146 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
|
H A D | rk3288.dtsi | 1024 clock-names = "aclk_vop", "dclk_vop", "hclk_vop"; 1073 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
|
/openbmc/u-boot/include/dt-bindings/clock/ |
H A D | rk3228-cru.h | 56 #define DCLK_VOP 190 macro
|
H A D | rv1108-cru.h | 86 #define DCLK_VOP 187 macro
|
H A D | rk3368-cru.h | 86 #define DCLK_VOP 190 macro
|
/openbmc/linux/include/dt-bindings/clock/ |
H A D | rk3228-cru.h | 70 #define DCLK_VOP 190 macro
|
H A D | rk3128-cru.h | 71 #define DCLK_VOP 190 macro
|
H A D | rv1108-cru.h | 83 #define DCLK_VOP 187 macro
|
H A D | rk3368-cru.h | 83 #define DCLK_VOP 190 macro
|
H A D | rk3308-cru.h | 129 #define DCLK_VOP 125 macro
|
H A D | rockchip,rv1126-cru.h | 221 #define DCLK_VOP 154 macro
|
/openbmc/u-boot/drivers/clk/rockchip/ |
H A D | clk_rv1108.c | 547 case DCLK_VOP: in rv1108_clk_get_rate() 592 case DCLK_VOP: in rv1108_clk_set_rate()
|
/openbmc/linux/drivers/clk/rockchip/ |
H A D | clk-rk3128.c | 331 COMPOSITE(DCLK_VOP, "dclk_vop", mux_sclk_vop_src_p, 0,
|
H A D | clk-rk3228.c | 412 MUX(DCLK_VOP, "dclk_vop", mux_dclk_vop_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
|
H A D | clk-rv1108.c | 442 MUX(DCLK_VOP, "dclk_vop", mux_dclk_vop_p, CLK_SET_RATE_PARENT,
|
H A D | clk-rk3368.c | 450 COMPOSITE(DCLK_VOP, "dclk_vop", mux_pll_src_cpll_gpll_npll_p, 0,
|
H A D | clk-rv1126.c | 753 GATE(DCLK_VOP, "dclk_vop", "dclk_vop_mux", 0,
|
H A D | clk-rk3308.c | 457 GATE(DCLK_VOP, "dclk_vop", "dclk_vop_mux", 0,
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | rk3288.dtsi | 668 clock-names = "aclk_vop", "dclk_vop", "hclk_vop"; 712 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
|
/openbmc/linux/arch/arm64/boot/dts/rockchip/ |
H A D | px30.dtsi | 1171 clock-names = "aclk_vop", "dclk_vop", "hclk_vop"; 1211 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
|