Searched full:cpuctrl (Results 1 – 12 of 12) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/arm/hisilicon/controller/ |
H A D | cpuctrl.yaml | 4 $id: http://devicetree.org/schemas/arm/hisilicon/controller/cpuctrl.yaml# 19 - const: hisilicon,cpuctrl 61 cpuctrl@a22000 { 62 compatible = "hisilicon,cpuctrl";
|
/openbmc/linux/arch/m68k/apollo/ |
H A D | config.c | 161 cpuctrl=0xaa00; in config_apollo() 260 cpuctrl=dn_cpuctrl; in dn_heartbeat() 265 cpuctrl=dn_cpuctrl; in dn_heartbeat()
|
/openbmc/linux/arch/m68k/include/asm/ |
H A D | apollohw.h | 80 #define cpuctrl (*(volatile unsigned int *)(IO_BASE + cpuctrl_physaddr)) macro
|
/openbmc/linux/drivers/net/ethernet/alteon/ |
H A D | acenic.c | 615 writel(readl(®s->CpuCtrl) | CPU_HALT, ®s->CpuCtrl); in acenic_remove_one() 623 readl(®s->CpuCtrl); /* flush */ in acenic_remove_one() 906 writel(readl(®s->CpuCtrl) | CPU_HALT, ®s->CpuCtrl); in ace_init() 907 readl(®s->CpuCtrl); /* PCI write posting */ in ace_init() 1440 writel(readl(®s->CpuCtrl) & ~(CPU_HALT|CPU_TRACE), ®s->CpuCtrl); in ace_init() 1441 readl(®s->CpuCtrl); in ace_init() 1454 writel(readl(®s->CpuCtrl) | CPU_HALT, ®s->CpuCtrl); in ace_init() 1455 readl(®s->CpuCtrl); in ace_init() 2870 if (!(readl(®s->CpuCtrl) & CPU_HALTED)) { in ace_load_firmware()
|
H A D | acenic.h | 62 u32 CpuCtrl; /* 0x140 */ member
|
/openbmc/linux/drivers/usb/gadget/udc/cdns2/ |
H A D | cdns2-gadget.h | 229 * @cpuctrl: microprocessor control register. 245 __u8 cpuctrl; member 294 /* CPUCTRL- bitmasks. */
|
H A D | cdns2-gadget.c | 2264 &pdev->usb_regs->cpuctrl); in cdns2_gadget_start()
|
/openbmc/linux/arch/arm/boot/dts/hisilicon/ |
H A D | hisi-x5hd2.dtsi | 405 cpuctrl@a22000 { 406 compatible = "hisilicon,cpuctrl";
|
/openbmc/linux/arch/arm/mach-hisi/ |
H A D | hotplug.c | 178 np = of_find_compatible_node(NULL, NULL, "hisilicon,cpuctrl"); in hix5hd2_hotplug_init()
|
/openbmc/linux/arch/arc/boot/dts/ |
H A D | abilis_tb10x.dtsi | 211 "cpuctrl",
|
/openbmc/u-boot/board/freescale/mpc8349itx/ |
H A D | mpc8349itx.c | 175 /* 0x1c0c0 is the VSC7385 CPU Control (CPUCTRL) Register. The power up in misc_init_f()
|
/openbmc/linux/ |
H A D | opengrok2.0.log | [all...] |