/openbmc/linux/Documentation/misc-devices/ |
H A D | oxsemi-tornado.rst | 27 prescaler is programmed with the CPR/CPR2 register pair [OX200]_ [OX952]_ 32 Additionally writing any value to CPR clears CPR2 for compatibility with 35 CPR/CPR2 register pair has to be programmed in the right order. 45 (tcr), the clock prescaler (cpr) and the divisor (div) produced by the 50 r: 15625000, a: 15625000.00, d: 0.0000%, tcr: 4, cpr: 1.000, div: 1 51 r: 12500000, a: 12500000.00, d: 0.0000%, tcr: 5, cpr: 1.000, div: 1 52 r: 10416666, a: 10416666.67, d: 0.0000%, tcr: 6, cpr: 1.000, div: 1 53 r: 8928571, a: 8928571.43, d: 0.0000%, tcr: 7, cpr: 1.000, div: 1 54 r: 7812500, a: 7812500.00, d: 0.0000%, tcr: 8, cpr: 1.000, div: 1 55 r: 4000000, a: 4000000.00, d: 0.0000%, tcr: 5, cpr: 3.125, div: 1 [all …]
|
/openbmc/linux/tools/perf/util/ |
H A D | call-path.c | 28 struct call_path_root *cpr; in call_path_root__new() local 30 cpr = zalloc(sizeof(struct call_path_root)); in call_path_root__new() 31 if (!cpr) in call_path_root__new() 33 call_path__init(&cpr->call_path, NULL, NULL, 0, false); in call_path_root__new() 34 INIT_LIST_HEAD(&cpr->blocks); in call_path_root__new() 35 return cpr; in call_path_root__new() 38 void call_path_root__free(struct call_path_root *cpr) in call_path_root__free() argument 42 list_for_each_entry_safe(pos, n, &cpr->blocks, node) { in call_path_root__free() 46 free(cpr); in call_path_root__free() 49 static struct call_path *call_path__new(struct call_path_root *cpr, in call_path__new() argument [all …]
|
H A D | thread-stack.c | 762 crp->cpr = call_path_root__new(); in call_return_processor__new() 763 if (!crp->cpr) in call_return_processor__new() 777 call_path_root__free(crp->cpr); in call_return_processor__free() 864 struct call_path_root *cpr = ts->crp->cpr; in thread_stack__bottom() local 879 cp = call_path__findnew(cpr, &cpr->call_path, sym, ip, in thread_stack__bottom() 909 struct call_path_root *cpr = ts->crp->cpr; in thread_stack__no_call_return() local 910 struct call_path *root = &cpr->call_path; in thread_stack__no_call_return() 928 cp = call_path__findnew(cpr, root, tsym, addr, ks); in thread_stack__no_call_return() 958 cp = call_path__findnew(cpr, root, tsym, addr, ks); in thread_stack__no_call_return() 968 cp = call_path__findnew(cpr, parent, tsym, addr, ks); in thread_stack__no_call_return() [all …]
|
H A D | call-path.h | 62 void call_path_root__free(struct call_path_root *cpr); 64 struct call_path *call_path__findnew(struct call_path_root *cpr,
|
H A D | thread-stack.h | 72 * @cpr: call path root 77 struct call_path_root *cpr; member
|
/openbmc/linux/Documentation/devicetree/bindings/cpufreq/ |
H A D | qcom-cpufreq-nvmem.yaml | 14 voltage is dynamically configured by Core Power Reduction (CPR) depending on 16 CPR provides a power domain with multiple levels that are selected depending 17 on the CPU OPP in use. The CPUFreq driver sets the CPR power domain level 21 voltage and CPR is not supported/used. 82 - const: cpr 124 power-domains = <&cpr>; 125 power-domain-names = "cpr"; 138 power-domains = <&cpr>; 139 power-domain-names = "cpr"; 152 power-domains = <&cpr>; [all …]
|
/openbmc/qemu/docs/devel/migration/ |
H A D | CPR.rst | 1 CheckPoint and Restart (CPR) 4 CPR is the umbrella name for a set of migration modes in which the 8 cpr-reboot is the only available mode. 11 local devices, CPR is allowed in certain cases where normal migration 15 CPR unconditionally stops VM execution before memory is saved, and 18 cpr-reboot mode 42 with the CPR operation. 54 * Set the migration mode parameter to ``cpr-reboot``. 64 * Set the migration mode parameter to ``cpr-reboot``. 80 (qemu) migrate_set_parameter mode cpr-reboot [all …]
|
H A D | features.rst | 14 CPR
|
/openbmc/linux/Documentation/devicetree/bindings/power/avs/ |
H A D | qcom,cpr.yaml | 4 $id: http://devicetree.org/schemas/power/avs/qcom,cpr.yaml# 7 title: Qualcomm Core Power Reduction (CPR) 13 CPR (Core Power Reduction) is a technology to reduce core power on a CPU 16 running at a particular frequency, CPR monitors dynamic factors such as 24 - qcom,qcs404-cpr 25 - const: qcom,cpr 51 supported by the CPR power domain. 107 cpr_opp_table: opp-table-cpr { 125 compatible = "qcom,qcs404-cpr", "qcom,cpr";
|
/openbmc/linux/drivers/pcmcia/ |
H A D | pxa2xx_sharpsl.c | 57 unsigned short cpr, csr; in sharpsl_pcmcia_socket_state() local 60 cpr = read_scoop_reg(SCOOP_DEV[skt->nr].dev, SCOOP_CPR); in sharpsl_pcmcia_socket_state() 76 else if (cpr & 0x0003) { in sharpsl_pcmcia_socket_state() 98 if ((cpr & 0x0080) && ((cpr & 0x8040) != 0x8040)) { in sharpsl_pcmcia_socket_state() 99 printk(KERN_ERR "sharpsl_pcmcia_socket_state(): CPR=%04X, Low voltage!\n", cpr); in sharpsl_pcmcia_socket_state() 110 unsigned short cpr, ncpr, ccr, nccr, mcr, nmcr, imr, nimr; in sharpsl_pcmcia_configure_socket() local 129 ncpr = (cpr = read_scoop_reg(scoop, SCOOP_CPR)) & ~0x0083; in sharpsl_pcmcia_configure_socket() 161 if (cpr != ncpr) { in sharpsl_pcmcia_configure_socket()
|
/openbmc/linux/drivers/net/ethernet/broadcom/bnxt/ |
H A D | bnxt_dim.c | 17 struct bnxt_cp_ring_info *cpr = container_of(dim, in bnxt_dim_work() local 20 struct bnxt_napi *bnapi = container_of(cpr, in bnxt_dim_work() 26 cpr->rx_ring_coal.coal_ticks = cur_moder.usec; in bnxt_dim_work() 27 cpr->rx_ring_coal.coal_bufs = cur_moder.pkts; in bnxt_dim_work()
|
H A D | bnxt.c | 899 struct bnxt_cp_ring_info *cpr, in bnxt_get_agg() argument 906 &cpr->cp_desc_ring[CP_RING(cp_cons)][CP_IDX(cp_cons)]; in bnxt_get_agg() 919 static void bnxt_reuse_rx_agg_bufs(struct bnxt_cp_ring_info *cpr, u16 idx, in bnxt_reuse_rx_agg_bufs() argument 922 struct bnxt_napi *bnapi = cpr->bnapi; in bnxt_reuse_rx_agg_bufs() 943 agg = bnxt_get_agg(bp, cpr, idx, start + i); in bnxt_reuse_rx_agg_bufs() 1085 struct bnxt_cp_ring_info *cpr, in __bnxt_rx_agg_pages() argument 1090 struct bnxt_napi *bnapi = cpr->bnapi; in __bnxt_rx_agg_pages() 1111 agg = bnxt_get_agg(bp, cpr, idx, i); in __bnxt_rx_agg_pages() 1141 bnxt_reuse_rx_agg_bufs(cpr, idx, i, agg_bufs - i, tpa); in __bnxt_rx_agg_pages() 1156 struct bnxt_cp_ring_info *cpr, in bnxt_rx_agg_pages_skb() argument [all …]
|
H A D | bnxt_debugfs.c | 84 struct bnxt_cp_ring_info *cpr = &bp->bnapi[i]->cp_ring; in bnxt_debug_dev_init() local 86 if (cpr && bp->bnapi[i]->rx_ring) in bnxt_debug_dev_init() 87 debugfs_dim_ring_init(&cpr->dim, i, dir); in bnxt_debug_dev_init()
|
/openbmc/linux/Documentation/devicetree/bindings/opp/ |
H A D | opp-v2-kryo-cpu.yaml | 112 power-domains = <&cpr>; 113 power-domain-names = "cpr"; 132 power-domains = <&cpr>; 133 power-domain-names = "cpr"; 147 power-domains = <&cpr>; 148 power-domain-names = "cpr"; 167 power-domains = <&cpr>; 168 power-domain-names = "cpr";
|
/openbmc/linux/Documentation/devicetree/bindings/phy/ |
H A D | intel,keembay-phy-usb.yaml | 18 - description: USB APB CPR (clock, power, reset) register 23 - const: cpr-apb-base 42 reg-names = "cpr-apb-base", "slv-apb-base";
|
/openbmc/qemu/hw/ppc/ |
H A D | ppc440_uc.c | 240 ppc4xx_cpr_t *cpr = opaque; in dcr_read_cpr() local 245 ret = cpr->addr; in dcr_read_cpr() 248 switch (cpr->addr) { in dcr_read_cpr() 275 ppc4xx_cpr_t *cpr = opaque; in dcr_write_cpr() local 279 cpr->addr = val; in dcr_write_cpr() 290 ppc4xx_cpr_t *cpr = opaque; in ppc4xx_cpr_reset() local 292 cpr->addr = 0; in ppc4xx_cpr_reset() 297 ppc4xx_cpr_t *cpr; in ppc4xx_cpr_init() local 299 cpr = g_malloc0(sizeof(*cpr)); in ppc4xx_cpr_init() 300 ppc_dcr_register(env, CPR0_CFGADDR, cpr, &dcr_read_cpr, &dcr_write_cpr); in ppc4xx_cpr_init() [all …]
|
/openbmc/linux/drivers/soc/qcom/ |
H A D | Kconfig | 30 tristate "QCOM Core Power Reduction (CPR) support" 35 Say Y here to enable support for the CPR hardware found on Qualcomm 39 tables based on feedback from the CPR hardware. If you want to do 43 be called qcom-cpr
|
/openbmc/linux/drivers/gpu/drm/tidss/ |
H A D | tidss_dispc.c | 2442 struct dispc_csc_coef *cpr) in dispc_k2g_cpr_from_ctm() argument 2444 memset(cpr, 0, sizeof(*cpr)); in dispc_k2g_cpr_from_ctm() 2446 cpr->to_regval = dispc_csc_cpr_regval; in dispc_k2g_cpr_from_ctm() 2447 cpr->m[CSC_RR] = dispc_S31_32_to_s2_8(ctm->matrix[0]); in dispc_k2g_cpr_from_ctm() 2448 cpr->m[CSC_RG] = dispc_S31_32_to_s2_8(ctm->matrix[1]); in dispc_k2g_cpr_from_ctm() 2449 cpr->m[CSC_RB] = dispc_S31_32_to_s2_8(ctm->matrix[2]); in dispc_k2g_cpr_from_ctm() 2450 cpr->m[CSC_GR] = dispc_S31_32_to_s2_8(ctm->matrix[3]); in dispc_k2g_cpr_from_ctm() 2451 cpr->m[CSC_GG] = dispc_S31_32_to_s2_8(ctm->matrix[4]); in dispc_k2g_cpr_from_ctm() 2452 cpr->m[CSC_GB] = dispc_S31_32_to_s2_8(ctm->matrix[5]); in dispc_k2g_cpr_from_ctm() 2453 cpr->m[CSC_BR] = dispc_S31_32_to_s2_8(ctm->matrix[6]); in dispc_k2g_cpr_from_ctm() [all …]
|
/openbmc/linux/drivers/gpu/drm/omapdrm/ |
H A D | omap_crtc.c | 382 struct omap_dss_cpr_coefs *cpr) in omap_crtc_cpr_coefs_from_ctm() argument 384 cpr->rr = omap_crtc_s31_32_to_s2_8(ctm->matrix[0]); in omap_crtc_cpr_coefs_from_ctm() 385 cpr->rg = omap_crtc_s31_32_to_s2_8(ctm->matrix[1]); in omap_crtc_cpr_coefs_from_ctm() 386 cpr->rb = omap_crtc_s31_32_to_s2_8(ctm->matrix[2]); in omap_crtc_cpr_coefs_from_ctm() 387 cpr->gr = omap_crtc_s31_32_to_s2_8(ctm->matrix[3]); in omap_crtc_cpr_coefs_from_ctm() 388 cpr->gg = omap_crtc_s31_32_to_s2_8(ctm->matrix[4]); in omap_crtc_cpr_coefs_from_ctm() 389 cpr->gb = omap_crtc_s31_32_to_s2_8(ctm->matrix[5]); in omap_crtc_cpr_coefs_from_ctm() 390 cpr->br = omap_crtc_s31_32_to_s2_8(ctm->matrix[6]); in omap_crtc_cpr_coefs_from_ctm() 391 cpr->bg = omap_crtc_s31_32_to_s2_8(ctm->matrix[7]); in omap_crtc_cpr_coefs_from_ctm() 392 cpr->bb = omap_crtc_s31_32_to_s2_8(ctm->matrix[8]); in omap_crtc_cpr_coefs_from_ctm()
|
/openbmc/linux/arch/arm/mach-pxa/ |
H A D | spitz.c | 202 unsigned short cpr; in spitz_card_pwr_ctrl() local 212 cpr = read_scoop_reg(&spitz_scoop_1_device.dev, SCOOP_CPR); in spitz_card_pwr_ctrl() 215 cpr |= new_cpr; in spitz_card_pwr_ctrl() 217 cpr &= ~enable; in spitz_card_pwr_ctrl() 219 write_scoop_reg(&spitz_scoop_1_device.dev, SCOOP_CPR, cpr); in spitz_card_pwr_ctrl() 223 if (!(cpr & 0x7)) { in spitz_card_pwr_ctrl() 238 static void spitz_pcmcia_pwr(struct device *scoop, uint16_t cpr, int nr) in spitz_pcmcia_pwr() argument 243 cpr & (SCOOP_CPR_CF_3V | SCOOP_CPR_CF_XV), cpr); in spitz_pcmcia_pwr() 245 write_scoop_reg(scoop, SCOOP_CPR, cpr); in spitz_pcmcia_pwr()
|
/openbmc/linux/drivers/pmdomain/qcom/ |
H A D | Makefile | 2 obj-$(CONFIG_QCOM_CPR) += cpr.o
|
H A D | cpr.c | 28 /* Register Offsets for RB-CPR and Bit Definitions */ 119 /* CPR eFuse parameters */ 604 dev_dbg(drv->dev, "CPR is disabled\n"); in cpr_irq_handler() 607 dev_dbg(drv->dev, "CPR measurement is not ready\n"); in cpr_irq_handler() 686 /* Disable interrupt and CPR */ in cpr_config() 1505 dev_err(drv->dev, "need at least 2 OPPs to use CPR\n"); in cpr_pd_attach_dev() 1528 /* Configure CPR HW but keep it disabled */ in cpr_pd_attach_dev() 1689 "cpr", drv); in cpr_probe() 1740 { .compatible = "qcom,qcs404-cpr", .data = &qcs404_cpr_acc_desc }, 1749 .name = "qcom-cpr", [all …]
|
/openbmc/linux/arch/arm64/boot/dts/qcom/ |
H A D | qcs404.dtsi | 49 power-domains = <&cpr>; 50 power-domain-names = "cpr"; 63 power-domains = <&cpr>; 64 power-domain-names = "cpr"; 77 power-domains = <&cpr>; 78 power-domain-names = "cpr"; 91 power-domains = <&cpr>; 92 power-domain-names = "cpr"; 134 cpr_opp_table: opp-table-cpr { 1334 cpr: power-controller@b018000 { label [all …]
|
/openbmc/openbmc/meta-openembedded/meta-networking/recipes-support/libcpr/ |
H A D | libcpr_1.10.5.bb | 11 SRC_URI = "git://github.com/libcpr/cpr.git;protocol=https;branch=1.10.x"
|
/openbmc/qemu/hw/vfio/ |
H A D | cpr.c | 21 "VFIO device only supports cpr-reboot for runstate suspended"); in vfio_cpr_reboot_notifier()
|