Home
last modified time | relevance | path

Searched full:cmn_refclk_dig_div (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dphy-cadence-sierra.yaml59 - const: cmn_refclk_dig_div
147 clocks = <&cmn_refclk_dig_div>, <&cmn_refclk1_dig_div>;
148 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div";
H A Dti,phy-j721e-wiz.yaml257 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div";
/openbmc/linux/drivers/phy/ti/
H A Dphy-j721e-wiz.c76 CMN_REFCLK_DIG_DIV, enumerator
554 wiz->div_sel_field[CMN_REFCLK_DIG_DIV] = in wiz_regfield_init()
556 if (IS_ERR(wiz->div_sel_field[CMN_REFCLK_DIG_DIV])) { in wiz_regfield_init()
558 return PTR_ERR(wiz->div_sel_field[CMN_REFCLK_DIG_DIV]); in wiz_regfield_init()
1109 regmap_field_write(wiz->div_sel_field[CMN_REFCLK_DIG_DIV], 0x2); in wiz_clock_init()
1112 regmap_field_write(wiz->div_sel_field[CMN_REFCLK_DIG_DIV], 0x3); in wiz_clock_init()
1115 regmap_field_write(wiz->div_sel_field[CMN_REFCLK_DIG_DIV], 0); in wiz_clock_init()
/openbmc/linux/drivers/phy/cadence/
H A Dphy-cadence-sierra.c236 CMN_REFCLK_DIG_DIV, enumerator
556 clk_set_rate(phy->input_clks[CMN_REFCLK_DIG_DIV], 25000000); in cdns_sierra_phy_init()
1156 clk = devm_clk_get_optional(dev, "cmn_refclk_dig_div"); in cdns_sierra_phy_get_clocks()
1158 dev_err(dev, "cmn_refclk_dig_div clock not found\n"); in cdns_sierra_phy_get_clocks()
1162 sp->input_clks[CMN_REFCLK_DIG_DIV] = clk; in cdns_sierra_phy_get_clocks()
1262 clk_set_rate(sp->input_clks[CMN_REFCLK_DIG_DIV], 25000000); in cdns_sierra_phy_configure_multilink()
/openbmc/linux/arch/arm64/boot/dts/ti/
H A Dk3-j721e-main.dtsi626 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
686 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
746 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
806 clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",