Searched +full:cmn +full:- +full:600 (Results 1 – 6 of 6) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/perf/ |
H A D | arm,cmn.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/perf/arm,cmn.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Arm CMN (Coherent Mesh Network) Performance Monitors 11 - Robin Murphy <robin.murphy@arm.com> 16 - arm,cmn-600 17 - arm,cmn-650 18 - arm,cmn-700 19 - arm,ci-700 [all …]
|
/openbmc/linux/Documentation/admin-guide/perf/ |
H A D | arm-cmn.rst | 5 CMN-600 is a configurable mesh interconnect consisting of a rectangular 9 CMN implements a distributed PMU design as part of its debug and trace 17 ---------- 20 see /sys/bus/event_source/devices/arm_cmn_0. Multi-chip systems may link 21 more than one CMN together via external CCIX links - in this situation, 26 definitions - "type" selects the respective node type, and "eventid" the 30 * Since RN-D nodes do not have any distinct events from RN-I nodes, they 44 "nodeid" to the appropriate value derived from the CMN configuration 48 ----------- 61 REQ or SNP channel, it can be specified as two events - one for each [all …]
|
/openbmc/linux/drivers/perf/ |
H A D | arm-cmn.c | 1 // SPDX-License-Identifier: GPL-2.0 2 // Copyright (C) 2016-2020 Arm Limited 3 // CMN-600 Coherent Mesh Network PMU driver 11 #include <linux/io-64-nonatomic-lo-hi.h> 36 #define CMN_MAX_DTMS (CMN_MAX_XPS + (CMN_MAX_DIMENSION - 1) * 4) 123 /* DTC counters are paired in 64-bit registers on a 16-byte stride. Yuck */ 153 /* Similarly for the 40-bit cycle counter */ 164 #define CMN_EVENT_TYPE(event) FIELD_GET(CMN_CONFIG_TYPE, (event)->attr.config) 165 #define CMN_EVENT_EVENTID(event) FIELD_GET(CMN_CONFIG_EVENTID, (event)->attr.config) 166 #define CMN_EVENT_OCCUPID(event) FIELD_GET(CMN_CONFIG_OCCUPID, (event)->attr.config) [all …]
|
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 17 If compiled as a module, it will be called arm-cci. 20 bool "support CCI-400" 25 CCI-400 provides 4 independent event counters counting events related 29 bool "support CCI-500/CCI-550" 33 CCI-500/CCI-550 both provide 8 independent event counters, which can 45 tristate "Arm CMN-600 PMU support" 48 Support for PMU events monitoring on the Arm CMN-600 Coherent Mesh 56 Say y if you want to use CPU performance monitors on ARM-based 61 bool "RISC-V PMU framework" [all …]
|
/openbmc/linux/ |
H A D | opengrok2.0.log | 1 2024-12-28 20:05:26.116-0600 FINEST t586 Statistics.logIt: Added: '/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/rtnetlink.sh' (ShAnalyzer) (took 79 ms) 2 2024-12-28 20:05:26.112-0600 FINER t592 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/qemu',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/qemu/chardev/spice.c' 3 2024-12-28 20:05:26.116-0600 FINEST t592 Statistics.logIt: Added: '/openbmc/qemu/chardev/spice.c' (CAnalyzer) (took 33 ms) 4 2024-1 [all...] |
/openbmc/ |
D | opengrok1.0.log | 1 2025-03-14 03:00:40.378-0500 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler 2 2025-03-14 03:00:40.496-0500 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, - [all...] |