Home
last modified time | relevance | path

Searched +full:big +full:- +full:endian +full:- +full:desc (Results 1 – 25 of 179) sorted by relevance

12345678

/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Dgeneric-ohci.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/usb/generic-ohci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Greg Kroah-Hartman <gregkh@linuxfoundation.org>
15 - items:
16 - enum:
17 - allwinner,sun4i-a10-ohci
18 - allwinner,sun50i-a64-ohci
19 - allwinner,sun50i-h6-ohci
[all …]
H A Dgeneric-ehci.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/usb/generic-ehci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Greg Kroah-Hartman <gregkh@linuxfoundation.org>
13 - $ref: usb-hcd.yaml
14 - if:
19 const: ibm,usb-ehci-440epx
28 - items:
29 - enum:
[all …]
/openbmc/linux/arch/mips/include/asm/sgi/
H A Dhpc3.h22 #define HPCDMA_EOX 0x80000000 /* last desc in chain for tx */
23 #define HPCDMA_EOR 0x80000000 /* last desc in chain for rx */
26 #define HPCDMA_XIE 0x20000000 /* irq generated when at end of this desc */
39 volatile u32 pbdma_dptr; /* pbus dma channel desc ptr */
40 u32 _unused0[0x1000/4 - 2]; /* padding */
48 #define HPC3_PDMACTRL_SEL 0x00000002 /* little endian transfer */
54 #define HPC3_PDMACTRL_HW 0x0000ff00 /* DMA High-water mark */
58 u32 _unused1[0x1000/4 - 1]; /* padding */
65 u32 _unused0[0x1000/4 - 2]; /* padding */
73 #define HPC3_SCTRL_ENDIAN 0x02 /* DMA endian mode, 0=big 1=little */
[all …]
/openbmc/qemu/hw/microblaze/
H A Dxlnx-zynqmp-pmu.c20 #include "exec/address-spaces.h"
25 #include "hw/intc/xlnx-zynqmp-ipi.h"
26 #include "hw/intc/xlnx-pmu-iomod-intc.h"
31 #define TYPE_XLNX_ZYNQMP_PMU_SOC "xlnx-zynqmp-pmu-soc"
64 object_initialize_child(obj, "pmu-cpu", &s->cpu, TYPE_MICROBLAZE_CPU); in xlnx_zynqmp_pmu_soc_init()
66 object_initialize_child(obj, "intc", &s->intc, TYPE_XLNX_PMU_IO_INTC); in xlnx_zynqmp_pmu_soc_init()
71 object_initialize_child(obj, name, &s->ipi[i], TYPE_XLNX_ZYNQMP_IPI); in xlnx_zynqmp_pmu_soc_init()
80 object_property_set_uint(OBJECT(&s->cpu), "base-vectors", in xlnx_zynqmp_pmu_soc_realize()
82 object_property_set_bool(OBJECT(&s->cpu), "use-stack-protection", true, in xlnx_zynqmp_pmu_soc_realize()
84 object_property_set_uint(OBJECT(&s->cpu), "use-fpu", 0, &error_abort); in xlnx_zynqmp_pmu_soc_realize()
[all …]
H A Dpetalogix_ml605_mmu.c37 #include "hw/char/serial-mm.h"
38 #include "hw/qdev-properties.h"
39 #include "exec/address-spaces.h"
49 #define BINARY_DEVICE_TREE_FILE "petalogix-ml605.dtb"
72 ram_addr_t ram_size = machine->ram_size; in petalogix_ml605_init()
90 object_property_set_int(OBJECT(cpu), "use-fpu", 1, &error_abort); in petalogix_ml605_init()
91 object_property_set_bool(OBJECT(cpu), "dcache-writeback", true, in petalogix_ml605_init()
93 object_property_set_bool(OBJECT(cpu), "little-endian", true, &error_abort); in petalogix_ml605_init()
106 /* 5th parameter 2 means bank-width in petalogix_ml605_init()
107 * 10th parameter 0 means little-endian */ in petalogix_ml605_init()
[all …]
/openbmc/linux/drivers/usb/host/
H A Dehci-ppc-of.c1 // SPDX-License-Identifier: GPL-1.0+
5 * Bus Glue for PPC On-Chip EHCI driver on the of_platform bus
10 * Based on "ehci-ppc-soc.c" by Stefan Roese <sr@denx.de>
11 * and "ohci-ppc-of.c" by Sylvain Munaut <tnt@246tNt.com>
85 return -EINVAL; in ppc44x_enable_bmt()
96 struct device_node *dn = op->dev.of_node; in ehci_hcd_ppc_of_probe()
106 return -ENODEV; in ehci_hcd_ppc_of_probe()
108 dev_dbg(&op->dev, "initializing PPC-OF USB Controller\n"); in ehci_hcd_ppc_of_probe()
114 hcd = usb_create_hcd(&ehci_ppc_of_hc_driver, &op->dev, "PPC-OF USB"); in ehci_hcd_ppc_of_probe()
116 return -ENOMEM; in ehci_hcd_ppc_of_probe()
[all …]
H A Dohci-platform.c1 // SPDX-License-Identifier: GPL-2.0
6 * Copyright 2011-2012 Hauke Mehrtens <hauke@hauke-m.de>
9 * Derived from the OCHI-SSB driver
10 * Derived from the OHCI-PCI driver
12 * Copyright 2000-2002 David Brownell
18 #include <linux/dma-mapping.h>
37 #define hcd_to_ohci_priv(h) ((struct ohci_platform_priv *)hcd_to_ohci(h)->priv)
50 for (clk = 0; clk < OHCI_MAX_CLKS && priv->clks[clk]; clk++) { in ohci_platform_power_on()
51 ret = clk_prepare_enable(priv->clks[clk]); in ohci_platform_power_on()
59 while (--clk >= 0) in ohci_platform_power_on()
[all …]
H A Dohci.h1 /* SPDX-License-Identifier: GPL-1.0+ */
6 * (C) Copyright 2000-2002 David Brownell <dbrownell@users.sourceforge.net>
27 /* first fields are hardware-specified */
49 struct ed *ed_prev; /* for non-interrupt EDs */
53 /* create --> IDLE --> OPER --> ... --> IDLE --> destroy
54 * usually: OPER --> UNLINK --> (IDLE | OPER) --> ...
76 ((int) (ohci->wdh_cnt - ed->takeback_wdh_cnt) >= 0)
89 /* first fields are hardware-specified */
124 * big-endian PPC hardware that's the second entry.
132 struct td *td_hash; /* dma-->td hashtable */
[all …]
/openbmc/linux/net/sunrpc/auth_gss/
H A Dgss_krb5_keys.c73 * krb5_nfold - n-fold function
79 * This is the n-fold function as described in rfc3961, sec 5.1
104 for (i = ulcm-1; i >= 0; i--) { in krb5_nfold()
109 ((inbits << 3) - 1) in krb5_nfold()
115 + ((inbits - (i % inbits)) << 3) in krb5_nfold()
119 byte += (((in[((inbits - 1) - (msbit >> 3)) % inbits] << 8)| in krb5_nfold()
120 (in[((inbits) - (msbit >> 3)) % inbits])) in krb5_nfold()
134 for (i = outbits - 1; i >= 0; i--) { in krb5_nfold()
158 int ret = -EINVAL; in krb5_DK()
160 keybytes = gk5e->keybytes; in krb5_DK()
[all …]
/openbmc/qemu/target/arm/tcg/
H A Dcrypto_helper.c2 * crypto_helper.c - emulate v8 Crypto Extensions instructions
4 * Copyright (C) 2013 - 2018 Linaro Ltd <ard.biesheuvel@linaro.org>
15 #include "exec/helper-proto.h"
16 #include "tcg/tcg-gvec-desc.h"
17 #include "crypto/aes-round.h"
28 #define CR_ST_BYTE(state, i) ((state).bytes[(15 - (i)) ^ 8])
29 #define CR_ST_WORD(state, i) ((state).words[(3 - (i)) ^ 2])
39 static void clear_tail_16(void *vd, uint32_t desc) in clear_tail_16() argument
41 int opr_sz = simd_oprsz(desc); in clear_tail_16()
42 int max_sz = simd_maxsz(desc); in clear_tail_16()
[all …]
H A Dtranslate-sve.c22 #include "translate-a64.h"
43 * Returns -1 for unallocated encoding; diagnose later.
48 return 31 - clz32(x); in tszimm_esz()
54 * We won't use the tszimm_shr() value if tszimm_esz() returns -1 (the in tszimm_shr()
62 return (16 << esz) - x; in tszimm_shr()
73 return x - (8 << esz); in tszimm_shl()
87 /* Convert a 2-bit memory size (msz) to a 4-bit data type (dtype)
100 #include "decode-sve.c.inc"
106 /* Invoke an out-of-line helper on 2 Zregs. */
143 return gen_gvec_fpst_zz(s, fn, a->rd, a->rn, data, in gen_gvec_fpst_arg_zz()
[all …]
H A Dtranslate-sme.c22 #include "translate-a64.h"
28 #include "decode-sme.c.inc"
38 int tile = tile_index >> (4 - esz); in get_tile_rowcol()
39 int index = esz == MO_128 ? 0 : extract32(tile_index, 0, 4 - esz); in get_tile_rowcol()
49 /* Prepare a power-of-two modulo via extraction of @len bits. */ in get_tile_rowcol()
50 len = ctz32(streaming_vec_reg_size(s)) - esz; in get_tile_rowcol()
65 * Perform the power-of-two modulo via extraction of the low @len bits. in get_tile_rowcol()
73 * For big-endian, adjust the indexed column byte offset within in get_tile_rowcol()
74 * the uint64_t host words that make up env->zarray[]. in get_tile_rowcol()
77 tcg_gen_xori_i32(tmp, tmp, 8 - (1 << esz)); in get_tile_rowcol()
[all …]
/openbmc/linux/arch/sh/boards/mach-rsk/
H A Ddevices-rsk7203.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2008 - 2010 Paul Mundt
42 .id = -1,
57 .default_trigger = "nand-disk",
79 .name = "leds-gpio",
80 .id = -1,
91 .desc = "SW1",
96 .desc = "SW2",
101 .desc = "SW3",
112 .name = "gpio-keys-polled",
[all …]
/openbmc/linux/drivers/gpio/
H A Dgpio-brcmstb.c1 // SPDX-License-Identifier: GPL-2.0-only
2 // Copyright (C) 2015-2017 Broadcom
61 #define GPIO_BIT(gpio) ((gpio) & (MAX_GPIO_PER_BANK - 1))
67 return bank->parent_priv; in brcmstb_gpio_gc_to_priv()
73 void __iomem *reg_base = bank->parent_priv->reg_base; in __brcmstb_gpio_get_active_irqs()
75 return bank->gc.read_reg(reg_base + GIO_STAT(bank->id)) & in __brcmstb_gpio_get_active_irqs()
76 bank->gc.read_reg(reg_base + GIO_MASK(bank->id)); in __brcmstb_gpio_get_active_irqs()
85 raw_spin_lock_irqsave(&bank->gc.bgpio_lock, flags); in brcmstb_gpio_get_active_irqs()
87 raw_spin_unlock_irqrestore(&bank->gc.bgpio_lock, flags); in brcmstb_gpio_get_active_irqs()
95 return hwirq - (bank->gc.base - bank->parent_priv->gpio_base); in brcmstb_gpio_hwirq_to_offset()
[all …]
/openbmc/linux/drivers/comedi/drivers/
H A Dni_usb6501.c1 // SPDX-License-Identifier: GPL-2.0+
4 * Comedi driver for National Instruments USB-6501
6 * COMEDI - Linux Control and Measurement Device Interface
12 * Description: National Instruments USB-6501 module
13 * Devices: [National Instruments] USB-6501 (ni_usb6501)
24 * NI-6501 - USB PROTOCOL DESCRIPTION
27 * - request (out)
28 * - response (in)
39 * byte 5 is the total packet length - 4
75 * RES: 00 01 00 10 00 0C 01 00 00 00 00 02 <u32 counter value, Big Endian>
[all …]
/openbmc/qemu/hw/net/
H A Dvmxnet3.h14 * See the COPYING file in the top-level directory.
53 * Copyright (C) 2008-2009, VMware, Inc. All Rights Reserved.
67 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
72 * Maintained by: Shreyas Bhatewara <pv-drivers@vmware.com>
77 u64 TSOPktsTxOK; /* TSO pkts post-segmentation */
92 /* the following counters are for pkts from the wire, i.e., pre-LRO */
168 #define VMXNET3_REG_ALIGN 8 /* All registers are 8-byte aligned. */
209 * Little Endian layout of bitfields -
215 * Big Endian layout of bitfields -
221 * Thus, le32_to_cpu on the dword will allow the big endian driver to read
[all …]
/openbmc/qemu/target/s390x/
H A Dcpu_features.c10 * your option) any later version. See the COPYING file in the top-level
26 .desc = _DESC, \
77 set_be_bit(138, data); /* Configuration-z-architectural-mode */ in s390_fill_feat_block()
106 /* big endian on uint8_t array */ in s390_fill_feat_block()
119 * - All SIE facilities because SIE is not available in s390_fill_feat_block()
120 * - DIAG318 in s390_fill_feat_block()
128 clear_be_bit(s390_feat_def(S390_FEAT_SIE_F2)->bit, data); in s390_fill_feat_block()
129 clear_be_bit(s390_feat_def(S390_FEAT_SIE_SKEY)->bit, data); in s390_fill_feat_block()
130 clear_be_bit(s390_feat_def(S390_FEAT_SIE_GPERE)->bit, data); in s390_fill_feat_block()
131 clear_be_bit(s390_feat_def(S390_FEAT_SIE_SIIF)->bit, data); in s390_fill_feat_block()
[all …]
/openbmc/linux/drivers/net/ethernet/huawei/hinic/
H A Dhinic_hw_api_cmd.c1 // SPDX-License-Identifier: GPL-2.0-only
13 #include <linux/dma-mapping.h>
34 (1 << (fls(cell_size - 1))) : API_CMD_CELL_SIZE_MIN)
49 #define MASKED_IDX(chain, idx) ((idx) & ((chain)->num_cells - 1))
91 enum hinic_api_cmd_chain_type chain_type = chain->chain_type; in set_prod_idx()
92 struct hinic_hwif *hwif = chain->hwif; in set_prod_idx()
100 prod_idx |= HINIC_API_CMD_PI_SET(chain->prod_idx, IDX); in set_prod_idx()
109 addr = HINIC_CSR_API_CMD_STATUS_ADDR(chain->chain_type); in get_hw_cons_idx()
110 val = hinic_hwif_read_reg(chain->hwif, addr); in get_hw_cons_idx()
119 addr = HINIC_CSR_API_CMD_STATUS_ADDR(chain->chain_type); in dump_api_chain_reg()
[all …]
/openbmc/linux/drivers/net/vmxnet3/
H A Dvmxnet3_defs.h4 * Copyright (C) 2008-2022, VMware, Inc. All Rights Reserved.
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
23 * Maintained by: pv-drivers@vmware.com
73 #define VMXNET3_REG_ALIGN 8 /* All registers are 8-byte aligned. */
129 * Little Endian layout of bitfields -
135 * Big Endian layout of bitfields -
141 * Thus, le32_to_cpu on the dword will allow the big endian driver to read
143 * bit fields written by big endian driver to format required by device.
399 /* # of tx desc needed for a tx buffer size */
400 #define VMXNET3_TXD_NEEDED(size) (((size) + VMXNET3_MAX_TX_BUF_SIZE - 1) / \
[all …]
/openbmc/linux/drivers/dma/
H A Dste_dma40.h1 /* SPDX-License-Identifier: GPL-2.0-only */
9 * Size is in the units of addr-widths (1,2,4,8 bytes)
10 * Larger transfers will be split up to multiple linked desc
15 #define STEDMA40_DEV_DST_MEMORY (-1)
16 #define STEDMA40_DEV_SRC_MEMORY (-1)
38 /* The value 4 indicates that PEN-reg shall be set to 0 */
63 * struct stedma40_half_channel_info - dst/src channel configuration
65 * @big_endian: true if the src/dst should be read as big endian
78 * struct stedma40_chan_cfg - Structure to be filled by client drivers.
81 * @high_priority: true if high-priority
H A Dtxx9dmac.h1 /* SPDX-License-Identifier: GPL-2.0-only */
17 * be configured for memory-memory or device-memory transfer, but only
18 * one channel can do alignment-free memory-memory transfer at a time
23 * make one dedicated channel for memory-memory transfer. The
56 * Redefine this macro to handle differences between 32- and 64-bit
57 * addressing, big vs. little endian, etc.
92 /* per-channel registers */
190 return ddev->have_64bit_regs; in __is_dmac64()
195 return __is_dmac64(dc->ddev); in is_dmac64()
199 /* Hardware descriptor definition. (for simple-chain) */
[all …]
H A Dfsl-edma-common.c1 // SPDX-License-Identifier: GPL-2.0+
3 // Copyright (c) 2013-2014 Freescale Semiconductor, Inc
10 #include <linux/dma-mapping.h>
14 #include "fsl-edma-common.h"
48 spin_lock(&fsl_chan->vchan.lock); in fsl_edma_tx_chan_handler()
50 if (!fsl_chan->edesc) { in fsl_edma_tx_chan_handler()
52 spin_unlock(&fsl_chan->vchan.lock); in fsl_edma_tx_chan_handler()
56 if (!fsl_chan->edesc->iscyclic) { in fsl_edma_tx_chan_handler()
57 list_del(&fsl_chan->edesc->vdesc.node); in fsl_edma_tx_chan_handler()
58 vchan_cookie_complete(&fsl_chan->edesc->vdesc); in fsl_edma_tx_chan_handler()
[all …]
/openbmc/linux/drivers/irqchip/
H A Dirq-bcm6345-l1.c1 // SPDX-License-Identifier: GPL-2.0-only
19 * 0x1000_0028: CPU0_W0_STATUS IRQs 31-63
20 * 0x1000_002c: CPU0_W1_STATUS IRQs 0-31
23 * 0x1000_0038: CPU1_W0_STATUS IRQs 31-63
24 * 0x1000_003c: CPU1_W1_STATUS IRQs 0-31
31 * 0x1000_0030: CPU0_W0_STATUS IRQs 96-127
32 * 0x1000_0034: CPU0_W1_STATUS IRQs 64-95
33 * 0x1000_0038: CPU0_W2_STATUS IRQs 32-63
34 * 0x1000_003c: CPU0_W3_STATUS IRQs 0-31
39 * 0x1000_0050: CPU1_W0_STATUS IRQs 96-127
[all …]
/openbmc/linux/drivers/usb/gadget/udc/
H A Dm66592-udc.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2006-2007 Renesas Solutions Corp.
20 #include "m66592-udc.h"
43 /*-------------------------------------------------------------------------*/
84 __releases(m66592->lock) in m66592_usb_disconnect()
85 __acquires(m66592->lock) in m66592_usb_disconnect()
93 m66592->gadget.speed = USB_SPEED_UNKNOWN; in m66592_usb_disconnect()
94 spin_unlock(&m66592->lock); in m66592_usb_disconnect()
95 m66592->driver->disconnect(&m66592->gadget); in m66592_usb_disconnect()
96 spin_lock(&m66592->lock); in m66592_usb_disconnect()
[all …]
/openbmc/linux/sound/mips/
H A Dhal2.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Based on OSS code from Ladislav Michl <ladis@linux-mips.org>, which
12 #include <linux/dma-mapping.h>
24 #include <sound/pcm-indirect.h>
29 static int index = SNDRV_DEFAULT_IDX1; /* Index 0-MAX */
47 unsigned int ctrl; /* Current state of pbus->pbdma_ctrl */
51 struct hpc_dma_desc desc; member
61 struct hal2_desc *desc; member
87 #define H2_INDIRECT_WAIT(regs) while (hal2_read(&regs->isr) & H2_ISR_TSTATUS);
106 struct hal2_ctl_regs *regs = hal2->ctl_regs; in hal2_i_read32()
[all …]

12345678