/openbmc/qemu/docs/interop/ |
H A D | vhost-user.rst | 4 Vhost-user Protocol 11 version 2 or later. See the COPYING file in the top-level 26 The protocol defines 2 sides of the communication, *front-end* and 27 *back-end*. The *front-end* is the application that shares its virtqueues, in 28 our case QEMU. The *back-end* is the consumer of the virtqueues. 30 In the current implementation QEMU is the *front-end*, and the *back-end* 33 or a block device back-end processing read & write to a virtual 34 disk. In order to facilitate interoperability between various back-end 38 The *front-end* and *back-end* can be either a client (i.e. connecting) or 42 -------------------------------------- [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/alderlake/ |
H A D | frontend.json | 15 …"PublicDescription": "Number of times the front-end is resteered when it finds a branch instructio… 24 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 38 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 41 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 53 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 65 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 107 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", 113 …r an interval where the front-end delivered no uops for a period of at least 1 cycle which was not… 119 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 125 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/sapphirerapids/ |
H A D | frontend.json | 6 …"PublicDescription": "Number of times the front-end is resteered when it finds a branch instructio… 14 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 26 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 29 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 40 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 51 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 89 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", 95 …r an interval where the front-end delivered no uops for a period of at least 1 cycle which was not… 100 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 106 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/rocketlake/ |
H A D | frontend.json | 3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 6 …"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch… 14 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 19 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.", 24 …"PublicDescription": "Counts the number of Decode Stream Buffer (DSB a.k.a. Uop Cache)-to-MITE spe… 29 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 32 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 43 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 54 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 92 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/tigerlake/ |
H A D | frontend.json | 3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 6 …"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch… 14 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 19 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.", 24 …"PublicDescription": "Counts the number of Decode Stream Buffer (DSB a.k.a. Uop Cache)-to-MITE spe… 29 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 32 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 43 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 54 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 92 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/icelake/ |
H A D | frontend.json | 3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 6 …"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch… 14 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 19 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.", 24 …"PublicDescription": "Counts the number of Decode Stream Buffer (DSB a.k.a. Uop Cache)-to-MITE spe… 29 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 32 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 43 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 54 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 92 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/icelakex/ |
H A D | frontend.json | 3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 6 …"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch… 14 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 19 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.", 24 …"PublicDescription": "Counts the number of Decode Stream Buffer (DSB a.k.a. Uop Cache)-to-MITE spe… 29 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 32 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 43 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 54 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 92 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/meteorlake/ |
H A D | frontend.json | 15 …"PublicDescription": "Number of times the front-end is resteered when it finds a branch instructio… 24 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 38 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 41 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 73 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 85 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 136 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", 142 …r an interval where the front-end delivered no uops for a period of at least 1 cycle which was not… 148 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 154 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… [all …]
|
/openbmc/qemu/include/hw/virtio/ |
H A D | vhost.h | 4 #include "hw/virtio/vhost-backend.h" 74 * struct vhost_dev - common vhost_dev structure 93 /* if non-zero, minimum required value for max_queues */ 101 * @acked_features: final negotiated features with front-end driver 114 * @protocol_features: is the vhost-user only feature set by 150 * vhost_dev_init() - initialise the vhost interface 152 * @opaque: opaque ptr passed to backend (vhost/vhost-user/vdpa) 162 * Return: 0 on success, non-zero on error while setting errp. 169 * vhost_dev_cleanup() - tear down and cleanup vhost interface 179 * vhost_dev_enable_notifiers() - enable event notifiers [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/goldmont/ |
H A D | pipeline.json | 214 …ocation is stalled waiting for a mispredicted jump to retire or other branch-like conditions (e.g.… 222 …ource in the backend. Including but not limited to resources such as the Re-order Buffer (ROB), r… 287 "BriefDescription": "Self-Modifying Code detected", 290 …ction and has to perform a machine clear because of that modification. Self-modifying code (SMC) … 295 "BriefDescription": "Uops issued to the back end per cycle", 298 …end and allocated into the back end of the machine. This event counts uops that retire as well as… 302 "BriefDescription": "Uops requested but not-delivered to the back-end per cycle", 305 …-end inefficiencies. I.e. when front-end of the machine is not delivering uops to the back-end and… 330 …ued by the micro-sequencer (MS). Counts both the uops from a micro-coded instruction, and the uop…
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/cascadelakex/ |
H A D | frontend.json | 3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 6 …"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch… 14 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 19 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches", 22 …e Decode Stream Buffer (DSB)-to-MITE switches including all misses because of missing Decode Strea… 27 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.", 30 …-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of th… 41 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 52 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 88 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/skylake/ |
H A D | frontend.json | 3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 6 …"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch… 14 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 19 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches", 22 …e Decode Stream Buffer (DSB)-to-MITE switches including all misses because of missing Decode Strea… 27 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.", 30 …-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of th… 41 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 52 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 88 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/skylakex/ |
H A D | frontend.json | 3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 6 …"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch… 14 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 19 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches", 22 …e Decode Stream Buffer (DSB)-to-MITE switches including all misses because of missing Decode Strea… 27 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.", 30 …-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of th… 41 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 52 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 88 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/goldmontplus/ |
H A D | pipeline.json | 205 "BriefDescription": "Instructions retired - using Reduced Skid PEBS feature", 223 …ocation is stalled waiting for a mispredicted jump to retire or other branch-like conditions (e.g.… 231 …ource in the backend. Including but not limited to resources such as the Re-order Buffer (ROB), r… 299 …r of times that the machines clears due to a page fault. Covers both I-side and D-side(Loads/Store… 304 "BriefDescription": "Self-Modifying Code detected", 307 …ction and has to perform a machine clear because of that modification. Self-modifying code (SMC) … 312 "BriefDescription": "Uops issued to the back end per cycle", 315 …end and allocated into the back end of the machine. This event counts uops that retire as well as… 319 "BriefDescription": "Uops requested but not-delivered to the back-end per cycle", 322 …-end inefficiencies. I.e. when front-end of the machine is not delivering uops to the back-end and… [all …]
|
/openbmc/qemu/docs/system/ |
H A D | device-emulation.rst | 1 .. _device-emulation: 4 ---------------- 15 Device Front End 18 A device front end is how a device is presented to the guest. The type 21 ``--device`` command line option. Running QEMU with the command line 22 options ``--device help`` will list all devices it is aware of. Using 23 the command line ``--device foo,help`` will list the additional 26 A front end is often paired with a back end, which describes how the 33 machine model you choose (``-M foo``) a number of buses will have been 45 --device foo,bus=pci.0,addr=0,id=foo [all …]
|
/openbmc/linux/drivers/media/i2c/ |
H A D | ccs-pll.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * drivers/media/i2c/ccs-pll.h 17 /* CSI-2 or CCP-2 */ 37 * struct ccs_pll_branch_fr - CCS PLL configuration (front) 39 * A single branch front-end of the CCS PLL tree. 41 * @pre_pll_clk_div: Pre-PLL clock divisor 54 * struct ccs_pll_branch_bk - CCS PLL configuration (back) 56 * A single branch back-end of the CCS PLL tree. 71 * struct ccs_pll - Full CCS PLL configuration 78 * @csi2: CSI-2 related parameters [all …]
|
/openbmc/linux/fs/erofs/ |
H A D | namei.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2017-2018 HUAWEI, Inc. 12 const unsigned char *end; member 15 /* based on the end of qn is accurate and it must have the trailing '\0' */ 23 * on-disk error, let's only BUG_ON in the debugging mode. in erofs_dirnamecmp() 27 DBG_BUGON(qd->name > qd->end); in erofs_dirnamecmp() 30 /* However it is absolutely safe if < qd->end */ in erofs_dirnamecmp() 31 while (qd->name + i < qd->end && qd->name[i] != '\0') { in erofs_dirnamecmp() 32 if (qn->name[i] != qd->name[i]) { in erofs_dirnamecmp() 34 return qn->name[i] > qd->name[i] ? 1 : -1; in erofs_dirnamecmp() [all …]
|
/openbmc/linux/sound/soc/fsl/ |
H A D | fsl_asrc_dma.c | 1 // SPDX-License-Identifier: GPL-2.0 9 #include <linux/dma-mapping.h> 11 #include <linux/dma/imx-dma.h> 37 chan->private = param; in filter() 45 struct snd_pcm_runtime *runtime = substream->runtime; in fsl_asrc_dma_complete() 46 struct fsl_asrc_pair *pair = runtime->private_data; in fsl_asrc_dma_complete() 48 pair->pos += snd_pcm_lib_period_bytes(substream); in fsl_asrc_dma_complete() 49 if (pair->pos >= snd_pcm_lib_buffer_bytes(substream)) in fsl_asrc_dma_complete() 50 pair->pos = 0; in fsl_asrc_dma_complete() 58 u8 dir = substream->stream == SNDRV_PCM_STREAM_PLAYBACK ? OUT : IN; in fsl_asrc_dma_prepare_and_submit() [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/graniterapids/ |
H A D | frontend.json | 3 … were no operation was delivered to the back-end pipeline due to instruction fetch limitations whe… 6 …back-end pipeline due to instruction fetch limitations when the back-end could have accepted more …
|
/openbmc/u-boot/drivers/dfu/ |
H A D | Kconfig | 21 This option allows performing update of DFU-managed medium with data 27 bool "MMC back end for DFU" 32 bool "NAND back end for DFU" 39 bool "RAM back end for DFU" 44 bool "SPI flash back end for DFU"
|
/openbmc/linux/arch/sh/mm/ |
H A D | cache-sh2a.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * arch/sh/mm/cache-sh2a.c 47 * Write back the dirty D-caches, but not invalidate them. 53 unsigned long begin, end; in sh2a__flush_wback_region() local 57 begin = (unsigned long)start & ~(L1_CACHE_BYTES-1); in sh2a__flush_wback_region() 58 end = ((unsigned long)start + size + L1_CACHE_BYTES-1) in sh2a__flush_wback_region() 59 & ~(L1_CACHE_BYTES-1); in sh2a__flush_wback_region() 66 if (((end - begin) >> PAGE_SHIFT) >= MAX_OCACHE_PAGES) { in sh2a__flush_wback_region() 68 end = begin + (nr_ways * current_cpu_data.dcache.way_size); in sh2a__flush_wback_region() 70 for (v = begin; v < end; v += L1_CACHE_BYTES) { in sh2a__flush_wback_region() [all …]
|
/openbmc/linux/lib/lz4/ |
H A D | lz4hc_compress.c | 2 * LZ4 HC - High Compression Mode of LZ4 3 * Copyright (C) 2011-2015, Yann Collet. 5 * BSD 2 - Clause License (http://www.opensource.org/licenses/bsd - license.php) 27 * - LZ4 homepage : http://www.lz4.org 28 * - LZ4 source repository : https://github.com/lz4/lz4 31 * Sven Schmidt <4sschmid@informatik.uni-hamburg.de> 34 /*-************************************ 47 #define OPTIMAL_ML (int)((ML_MASK - 1) + MINMATCH) 50 >> ((MINMATCH*8) - LZ4HC_HASH_LOG)) 63 memset((void *)hc4->hashTable, 0, sizeof(hc4->hashTable)); in LZ4HC_init() [all …]
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/jaketown/ |
H A D | frontend.json | 3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 10 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches.", 17 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.", 20 …back-end cannot accept new micro-ops. The penalty for these switches is potentially several cycl… 141 …-end in delivering uops. Microcode assists are used for complex instructions or scenarios that ca… 196 …back-end per cycle, per thread, when the back-end was not stalled. In the ideal case 4 uops can b… 218 "BriefDescription": "Cycles when 1 or more uops were delivered to the by the front end.", 235 "BriefDescription": "Cycles with less than 2 uops delivered by the front end.", 243 "BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
|
/openbmc/linux/tools/perf/pmu-events/arch/x86/sandybridge/ |
H A D | frontend.json | 3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 10 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches.", 17 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.", 20 …back-end cannot accept new micro-ops. The penalty for these switches is potentially several cycl… 141 …-end in delivering uops. Microcode assists are used for complex instructions or scenarios that ca… 196 …back-end per cycle, per thread, when the back-end was not stalled. In the ideal case 4 uops can b… 218 "BriefDescription": "Cycles when 1 or more uops were delivered to the by the front end.", 235 "BriefDescription": "Cycles with less than 2 uops delivered by the front end.", 243 "BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
|
/openbmc/telemetry/src/metrics/ |
H A D | collection_function.cpp | 14 return std::min_element(readings.begin(), readings.end(), in calculate() 18 })->second; in calculate() 26 return readings.back().second; in calculateForStartupInterval() 36 return std::max_element(readings.begin(), readings.end(), in calculate() 40 })->second; in calculate() 48 return readings.back().second; in calculateForStartupInterval() 60 for (auto it = readings.begin(); it != std::prev(readings.end()); ++it) in calculate() 62 if (std::isfinite(it->second)) in calculate() 65 const auto duration = kt->first - it->first; in calculate() 66 valueSum += it->second * duration.count(); in calculate() [all …]
|