Home
last modified time | relevance | path

Searched full:axi (Results 1 – 25 of 710) sorted by relevance

12345678910>>...29

/openbmc/linux/drivers/bus/
H A Dbt1-axi.c8 * Baikal-T1 AXI-bus driver
35 * struct bt1_axi - Baikal-T1 AXI-bus private data
37 * @qos_regs: AXI Interconnect QoS tuning registers.
40 * @aclk: AXI reference clock.
41 * @arst: AXI Interconnect reset line.
60 struct bt1_axi *axi = data; in bt1_axi_isr() local
63 regmap_read(axi->sys_regs, BT1_AXI_WERRL, &low); in bt1_axi_isr()
64 regmap_read(axi->sys_regs, BT1_AXI_WERRH, &high); in bt1_axi_isr()
66 dev_crit_ratelimited(axi->dev, in bt1_axi_isr()
67 "AXI-bus fault %d: %s at 0x%x%08x\n", in bt1_axi_isr()
[all …]
/openbmc/u-boot/include/
H A Daxi.h11 * enum axi_size_t - Determine size of AXI transfer
12 * @AXI_SIZE_8: AXI sransfer is 8-bit wide
13 * @AXI_SIZE_16: AXI sransfer is 16-bit wide
14 * @AXI_SIZE_32: AXI sransfer is 32-bit wide
24 * read() - Read a single value from a specified address on a AXI bus
25 * @dev: AXI bus to read from.
28 * from the address on the AXI bus.
37 * write() - Write a single value to a specified address on a AXI bus
38 * @dev: AXI bus to write to.
41 * on the AXI bus.
[all …]
/openbmc/linux/Documentation/devicetree/bindings/pci/
H A Dqcom,pcie.yaml267 - const: axi # AXI reset
292 - const: master_bus # Master AXI clock
293 - const: slave_bus # Slave AXI clock
315 - const: master_bus # Master AXI clock
316 - const: slave_bus # Slave AXI clock
322 - const: axi_m # AXI master reset
323 - const: axi_s # AXI slave reset
329 - const: axi_m_sticky # AXI sticky reset
351 - const: bus_master # Master AXI clock
352 - const: bus_slave # Slave AXI clock
[all …]
/openbmc/u-boot/arch/sandbox/include/asm/
H A Daxi.h13 * axi_sandbox_get_emul() - Retrieve a pointer to a AXI emulation device
14 * @bus: The AXI bus from which to retrieve a emulation device
22 * To test the AXI uclass, we implement a simple AXI emulation device, which is
23 * a virtual device on a AXI bus that exposes a simple storage interface: When
31 * axi: axi@0 {
32 * compatible = "sandbox,axi";
42 * emulation device given the AXI bus device, and the data (address, data
43 * width) of a AXI transfer which should be handled by a emulation device.
51 * axi_get_store() - Get address of internal storage of a emulated AXI device
52 * @dev: Emulated AXI device to get the pointer of the internal storage
[all …]
/openbmc/linux/Documentation/devicetree/bindings/dma/xilinx/
H A Dxilinx_dma.txt1 Xilinx AXI VDMA engine, it does transfers between memory and video devices.
6 Xilinx AXI DMA engine, it does transfers between memory and AXI4 stream
11 Xilinx AXI CDMA engine, it does transfers between memory-mapped source
14 Xilinx AXI MCDMA engine, it does transfer between memory and AXI4 stream
20 "xlnx,axi-vdma-1.00.a"
21 "xlnx,axi-dma-1.00.a"
22 "xlnx,axi-cdma-1.00.a"
23 "xlnx,axi-mcdma-1.00.a"
47 Optional properties for AXI DMA and MCDMA:
53 Optional properties for AXI DMA:
[all …]
/openbmc/linux/drivers/staging/axis-fifo/
H A Daxis-fifo.txt1 Xilinx AXI-Stream FIFO v4.1 IP core
3 This IP core has read and write AXI-Stream FIFOs, the contents of which can
17 - compatible: Should be "xlnx,axi-fifo-mm-s-4.1"
22 - xlnx,axi-str-rxd-protocol: Should be "XIL_AXI_STREAM_ETH_DATA"
23 - xlnx,axi-str-rxd-tdata-width: Should be <0x20>
24 - xlnx,axi-str-txc-protocol: Should be "XIL_AXI_STREAM_ETH_CTRL"
25 - xlnx,axi-str-txc-tdata-width: Should be <0x20>
26 - xlnx,axi-str-txd-protocol: Should be "XIL_AXI_STREAM_ETH_DATA"
27 - xlnx,axi-str-txd-tdata-width: Should be <0x20>
28 - xlnx,axis-tdest-width: AXI-Stream TDEST width (ignored by the driver)
[all …]
H A DKconfig3 # "Xilinx AXI-Stream FIFO IP core driver"
6 tristate "Xilinx AXI-Stream FIFO IP core driver"
9 This adds support for the Xilinx AXI-Stream FIFO IP core driver.
10 The AXI Streaming FIFO allows memory mapped access to a AXI Streaming
11 interface. The Xilinx AXI-Stream FIFO IP core can be used to interface
12 to the AXI Ethernet without the need to use DMA.
/openbmc/linux/Documentation/devicetree/bindings/dma/
H A Dsnps,dw-axi-dmac.yaml4 $id: http://devicetree.org/schemas/dma/snps,dw-axi-dmac.yaml#
7 title: Synopsys DesignWare AXI DMA Controller
13 Synopsys DesignWare AXI DMA Controller DT Binding
21 - snps,axi-dma-1.01a
22 - intel,kmb-axi-dma
23 - starfive,jh7110-axi-dma
67 Number of AXI masters supported by the hardware.
73 AXI data width supported by hardware.
92 snps,axi-max-burst-len:
94 Restrict master AXI burst length by value specified in this property.
[all …]
H A Dadi,axi-dmac.txt1 Analog Devices AXI-DMAC DMA controller
4 - compatible: Must be "adi,axi-dmac-1.00.a".
7 - clocks: Phandle and specifier to the controllers AXI interface clock
26 0 (AXI_DMAC_TYPE_AXI_MM): Memory mapped AXI interface
27 1 (AXI_DMAC_TYPE_AXI_STREAM): Streaming AXI interface
36 DMA clients connected to the AXI-DMAC DMA controller must use the format
43 compatible = "adi,axi-dmac-1.00.a";
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dallwinner,sun4i-a10-axi-clk.yaml4 $id: http://devicetree.org/schemas/clock/allwinner,sun4i-a10-axi-clk.yaml#
7 title: Allwinner A10 AXI Clock
21 - allwinner,sun4i-a10-axi-clk
22 - allwinner,sun8i-a23-axi-clk
44 axi@1c20054 {
46 compatible = "allwinner,sun4i-a10-axi-clk";
49 clock-output-names = "axi";
55 compatible = "allwinner,sun8i-a23-axi-clk";
58 clock-output-names = "axi";
H A Dbaikal,bt1-ccu-div.yaml26 3) AXI-bus clock dividers (AXI) - described in this binding file.
38 +----+ | | | +-|AXI|-|- AXI-bus
52 domain (like AXI-bus or System Device consumers). The dividers have the
78 Similarly the dividers with output clocks utilized as AXI-bus reference clocks
79 are called AXI-bus CCU. Both of them use the common clock bindings with no
82 'include/dt-bindings/reset/bt1-ccu.h'. Since System Devices and AXI-bus CCU
90 const: baikal,bt1-ccu-axi
125 - baikal,bt1-ccu-axi
150 # AXI-bus Clock Control Unit node:
155 compatible = "baikal,bt1-ccu-axi";
H A Dadi,axi-clkgen.yaml4 $id: http://devicetree.org/schemas/clock/adi,axi-clkgen.yaml#
7 title: Analog Devices AXI clkgen pcore clock generator
22 - adi,axi-clkgen-2.00.a
23 - adi,zynqmp-axi-clkgen-2.00.a
30 clock is the AXI bus clock that needs to be enabled so we can access the
63 compatible = "adi,axi-clkgen-2.00.a";
/openbmc/u-boot/drivers/axi/
H A DKconfig1 menuconfig AXI config
2 bool "AXI bus drivers"
4 Support AXI (Advanced eXtensible Interface) busses, a on-chip
15 if AXI
18 bool "Enable IHS AXI driver"
22 Interface (IHS AXI) bus on a gdsys IHS FPGA used to communicate with
26 bool "Enable AXI sandbox driver"
29 Support AXI (Advanced eXtensible Interface) emulation for the sandbox
H A Daxi_sandbox.c8 #include <axi.h>
10 #include <asm/axi.h>
13 * This driver implements a AXI bus for the sandbox architecture for testing
16 * The bus forwards every access to it to a special AXI emulation device (which
35 /* Forward all reads to the AXI emulator */ in axi_sandbox_read()
54 /* Forward all writes to the AXI emulator */ in axi_sandbox_write()
63 { .compatible = "sandbox,axi" },
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dxlnx,axi-ethernet.yaml4 $id: http://devicetree.org/schemas/net/xlnx,axi-ethernet.yaml#
7 title: AXI 1G/2.5G Ethernet Subsystem
10 Also called AXI 1G/2.5G Ethernet Subsystem, the xilinx axi ethernet IP core
16 Management configuration is done through the AXI interface, while payload is
17 sent and received through means of an AXI DMA controller. This driver
18 includes the DMA driver code, so this driver is incompatible with AXI DMA
27 - xlnx,axi-ethernet-1.00.a
28 - xlnx,axi-ethernet-1.01.a
29 - xlnx,axi-ethernet-2.01.a
34 and length of the AXI DMA controller IO space, unless
[all …]
/openbmc/linux/Documentation/devicetree/bindings/bus/
H A Dbaikal,bt1-axi.yaml5 $id: http://devicetree.org/schemas/bus/baikal,bt1-axi.yaml#
8 title: Baikal-T1 AXI-bus
16 cores. Traffic arbitration is done by means of DW AXI Interconnect (so
17 called AXI Main Interconnect) routing IO requests from one block to
21 an IRQ is raised and a faulty situation is reported to the AXI EHB
22 (Errors Handler Block) embedded on top of the DW AXI Interconnect and
31 const: baikal,bt1-axi
36 - description: Synopsys DesignWare AXI Interconnect QoS registers
37 - description: AXI EHB MMIO system controller registers
87 compatible = "baikal,bt1-axi", "simple-bus";
/openbmc/linux/drivers/net/ethernet/xilinx/
H A Dxilinx_axienet.h3 * Definitions for Xilinx Axi Ethernet device driver.
72 /* Axi DMA Register definitions */
144 /* Axi Ethernet registers definition */
180 /* Bit Masks for Axi Ethernet RAF register */
199 /* Bit Masks for Axi Ethernet TPF and IFGP registers */
204 /* Bit Masks for Axi Ethernet IS, IE and IP registers, Same masks apply
224 /* Bit masks for Axi Ethernet VLAN TPID Word 0 register */
228 /* Bit masks for Axi Ethernet VLAN TPID Word 1 register */
232 /* Bit masks for Axi Ethernet RCW1 register */
248 /* Bit masks for Axi Ethernet TC register */
[all …]
/openbmc/u-boot/cmd/
H A Daxi.c13 #include <axi.h>
18 /* Currently selected AXI bus device */
28 * show_bus() - Show devices on a single AXI bus
29 * @bus: The AXI bus device to printt information for
46 * axi_set_cur_bus() - Set the currently active AXI bus
78 * axi_get_cur_bus() - Retrieve the currently active AXI bus device
87 puts("No AXI bus selected\n"); in axi_get_cur_bus()
189 puts("No AXI bus selected\n"); in do_axi_md()
330 /* Strip off leading 'axi' command argument */ in do_ihs_axi()
344 "bus - show AXI bus info\n"
[all …]
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dadi,axi-spdif-tx.txt1 ADI AXI-SPDIF controller
4 - compatible : Must be "adi,axi-spdif-tx-1.00.a"
7 The controller expects two clocks, the clock used for the AXI interface and
9 - clock-names: "axi" for the clock to the AXI interface, "ref" for the sample
24 compatible = "adi,axi-spdif-tx-1.00.a";
27 clock-names = "axi", "ref";
H A Dadi,axi-i2s.txt1 ADI AXI-I2S controller
7 - compatible : Must be "adi,axi-i2s-1.00.a"
10 The controller expects two clocks, the clock used for the AXI interface and
12 - clock-names : "axi" for the clock to the AXI interface, "ref" for the sample
28 compatible = "adi,axi-i2s-1.00.a";
31 clock-names = "axi", "ref";
/openbmc/linux/sound/soc/adi/
H A DMakefile2 snd-soc-adi-axi-i2s-objs := axi-i2s.o
3 snd-soc-adi-axi-spdif-objs := axi-spdif.o
5 obj-$(CONFIG_SND_SOC_ADI_AXI_I2S) += snd-soc-adi-axi-i2s.o
6 obj-$(CONFIG_SND_SOC_ADI_AXI_SPDIF) += snd-soc-adi-axi-spdif.o
/openbmc/qemu/pc-bios/
H A Dpetalogix-ml605.dts22 ethernet0 = "/axi/axi-ethernet@82780000";
23 serial0 = "/axi/serial@83e00000";
28 stdout-path = "/axi/serial@83e00000";
57 xlnx,d-axi = < 0x01 >;
84 xlnx,i-axi = < 0x01 >;
134 axi {
137 compatible = "xlnx,axi-interconnect-1.02.a\0simple-bus";
140 axi-ethernet@82780000 {
142 compatible = "xlnx,axi-ethernet-2.01.a\0xlnx,axi-ethernet-1.00.a";
180 axi_dma: axi-dma@84600000 {
[all …]
/openbmc/linux/Documentation/devicetree/bindings/hwmon/
H A Dadi,axi-fan-control.yaml5 $id: http://devicetree.org/schemas/hwmon/adi,axi-fan-control.yaml#
8 title: Analog Devices AXI FAN Control
14 Bindings for the Analog Devices AXI FAN Control driver. Specifications of the
22 - adi,axi-fan-control-1.00.a
51 fpga_axi: fpga-axi {
55 axi_fan_control: axi-fan-control@80000000 {
56 compatible = "adi,axi-fan-control-1.00.a";
/openbmc/linux/Documentation/devicetree/bindings/fpga/
H A Dxlnx,pr-decoupler.yaml7 title: Xilinx LogiCORE Partial Reconfig Decoupler/AXI shutdown manager Softcore
18 Xilinx LogiCORE Dynamic Function eXchange(DFX) AXI shutdown manager Softcore
20 eXchange AXI shutdown manager prevents AXI traffic from passing through the
23 preventing the system deadlock that can occur if AXI transactions are
35 - const: xlnx,dfx-axi-shutdown-manager-1.00
36 - const: xlnx,dfx-axi-shutdown-manager
/openbmc/linux/Documentation/devicetree/bindings/iio/adc/
H A Dadi,axi-adc.yaml4 $id: http://devicetree.org/schemas/iio/adc/adi,axi-adc.yaml#
7 title: Analog Devices AXI ADC IP core
13 Analog Devices Generic AXI ADC IP core for interfacing an ADC device
26 - adi,axi-adc-10.0.a
60 axi-adc@44a00000 {
61 compatible = "adi,axi-adc-10.0.a";

12345678910>>...29