Searched full:ap_clk (Results 1 – 13 of 13) sorted by relevance
/openbmc/linux/arch/arm64/boot/dts/marvell/ |
H A D | armada-ap806.dtsi | 17 ap_clk: clock { label 26 clocks = <&ap_clk 0>, <&ap_clk 1>;
|
H A D | armada-ap80x.dtsi | 179 clocks = <&ap_clk 3>; 188 clocks = <&ap_clk 3>; 197 clocks = <&ap_clk 3>; 206 clocks = <&ap_clk 3>; 216 clocks = <&ap_clk 3>; 226 clocks = <&ap_clk 3>; 236 clocks = <&ap_clk 3>; 246 clocks = <&ap_clk 3>; 262 clocks = <&ap_clk 4>; 290 clocks = <&ap_clk 3>;
|
H A D | armada-ap807.dtsi | 17 ap_clk: clock { label 26 clocks = <&ap_clk 0>, <&ap_clk 1>;
|
/openbmc/linux/Documentation/devicetree/bindings/arm/marvell/ |
H A D | ap80x-system-controller.txt | 93 ap_clk: clock { 111 clocks = <&ap_clk 3>; 181 clocks = <&ap_clk 0>, <&ap_clk 1>;
|
/openbmc/linux/arch/arm64/boot/dts/sprd/ |
H A D | whale2.dtsi | 80 <&ap_clk CLK_UART0>, <&ext_26m>; 91 <&ap_clk CLK_UART1>, <&ext_26m>; 102 <&ap_clk CLK_UART2>, <&ext_26m>; 113 <&ap_clk CLK_UART3>, <&ext_26m>;
|
H A D | ums512.dtsi | 423 ap_clk: clock-controller@20200000 { label 847 clocks = <&ap_clk CLK_SDIO0_2X>, 849 assigned-clocks = <&ap_clk CLK_SDIO0_2X>; 859 clocks = <&ap_clk CLK_EMMC_2X>, 861 assigned-clocks = <&ap_clk CLK_EMMC_2X>;
|
H A D | sc9860.dtsi | 202 ap_clk: clock-controller@20000000 { label 298 clocks = <&ap_clk 0>;
|
H A D | sc9863a.dtsi | 163 ap_clk: clock-controller@21500000 { label
|
/openbmc/linux/Documentation/devicetree/bindings/mmc/ |
H A D | sdhci-sprd.txt | 51 clocks = <&ap_clk CLK_EMMC_2X>, 53 assigned-clocks = <&ap_clk CLK_EMMC_2X>;
|
/openbmc/linux/Documentation/devicetree/bindings/clock/ |
H A D | sprd,ums512-clk.yaml | 64 ap_clk: clock-controller@20200000 {
|
H A D | sprd,sc9860-clk.txt | 57 ap_clk: clock-controller@20000000 {
|
H A D | sprd,sc9863a-clk.yaml | 79 ap_clk: clock-controller@21500000 {
|
/openbmc/linux/drivers/usb/gadget/udc/ |
H A D | lpc32xx_udc.c | 409 #define AP_CLK 0x01 macro 2286 DAT_WR_BYTE(AP_CLK | in udc_handle_ep0_setup() 2294 DAT_WR_BYTE(AP_CLK)); in udc_handle_ep0_setup()
|