Searched full:zicntr (Results 1 – 7 of 7) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/riscv/ |
H A D | extensions.yaml | 24 ratified states, with the exception of the I, Zicntr & Zihpm extensions. 44 Zicntr, Zicsr, Zifencei and Zihpm extensions and thus "i" 75 the Zicntr and Zihpm extensions after the ratification of the 209 - const: zicntr 211 The standard Zicntr extension for base counters and timers, as 222 special case read-only CSRs, that were moved into the Zicntr and
|
/openbmc/qemu/target/riscv/tcg/ |
H A D | tcg-cpu.c | 301 if (!strcmp(edata->name, "zicntr") || in riscv_cpu_disable_priv_spec_isa_exts() 608 error_setg(errp, "zicntr requires zicsr"); in riscv_cpu_validate_set_extensions()
|
/openbmc/linux/arch/riscv/kernel/ |
H A D | cpufeature.c | 170 __RISCV_ISA_EXT_DATA(zicntr, RISCV_ISA_EXT_ZICNTR),
|
/openbmc/linux/arch/riscv/kvm/ |
H A D | vcpu_onereg.c | 47 KVM_ISA_EXT_ARR(ZICNTR),
|
/openbmc/linux/tools/testing/selftests/kvm/riscv/ |
H A D | get-reg-list.c | 727 …{"zicntr", .feature = KVM_RISCV_ISA_EXT_ZICNTR, .regs = zicntr_regs, .regs_n = ARRAY_SIZE(zicntr_r…
|
/openbmc/qemu/target/riscv/ |
H A D | cpu.c | 112 ISA_EXT_DATA_ENTRY(zicntr, PRIV_VERSION_1_12_0, ext_zicntr), 1516 MULTI_EXT_CFG_BOOL("zicntr", ext_zicntr, true),
|
/openbmc/qemu/target/riscv/kvm/ |
H A D | kvm-cpu.c | 277 KVM_EXT_CFG("zicntr", ext_zicntr, KVM_RISCV_ISA_EXT_ZICNTR),
|