| /openbmc/qemu/target/sh4/ |
| H A D | helper.c | 272 /* Copy and utlb entry into itlb
275 static int copy_utlb_entry_itlb(CPUSH4State *env, int utlb) in copy_utlb_entry_itlb() argument
285 *ientry = env->utlb[utlb]; in copy_utlb_entry_itlb()
309 /* Find utlb entry
313 /* per utlb access */ in find_utlb_entry()
317 return find_tlb_entry(env, address, env->utlb, UTLB_SIZE, use_asid); in find_utlb_entry()
367 matching = &env->utlb[n]; in get_mmu_address()
450 tlb_t * entry = &env->utlb[n]; in cpu_load_tlb()
453 /* Overwriting valid entry in utlb. */ in cpu_load_tlb()
494 /* UTLB */ in cpu_sh4_invalidate_tlb()
[all …]
|
| H A D | monitor.c | 55 monitor_printf (mon, "UTLB:\n"); in hmp_info_tlb()
57 print_tlb (mon, i, &env->utlb[i]); in hmp_info_tlb()
|
| H A D | cpu.h | 189 tlb_t utlb[UTLB_SIZE]; /* unified translation table */ member
|
| /openbmc/linux/drivers/iommu/ |
| H A D | ipmmu-vmsa.c | 132 /* uTLB registers */
239 unsigned int utlb, u32 data) in ipmmu_imuasid_write() argument
241 ipmmu_write(mmu, ipmmu_utlb_reg(mmu, IMUASID(utlb)), data); in ipmmu_imuasid_write()
245 unsigned int utlb, u32 data) in ipmmu_imuctr_write() argument
247 ipmmu_write(mmu, ipmmu_utlb_reg(mmu, IMUCTR(utlb)), data); in ipmmu_imuctr_write()
281 unsigned int utlb) in ipmmu_utlb_enable() argument
291 ipmmu_imuasid_write(mmu, utlb, 0); in ipmmu_utlb_enable()
293 ipmmu_imuctr_write(mmu, utlb, IMUCTR_TTSEL_MMU(domain->context_id) | in ipmmu_utlb_enable()
295 mmu->utlb_ctx[utlb] = domain->context_id; in ipmmu_utlb_enable()
827 unsigned int utlb = fwspec->ids[i]; in ipmmu_release_device() local
[all …]
|
| /openbmc/linux/arch/arm/mm/ |
| H A D | tlb-fa.S | 43 1: mcr p15, 0, r0, c8, c7, 1 @ invalidate UTLB entry
56 1: mcr p15, 0, r0, c8, c7, 1 @ invalidate UTLB entry
|
| H A D | proc-fa526.S | 113 mcr p15, 0, ip, c8, c7, 0 @ invalidate UTLB
|
| /openbmc/linux/arch/csky/mm/ |
| H A D | tlb.c | 41 * need change asid field to invalid I-utlb & D-utlb.
|
| /openbmc/linux/tools/perf/pmu-events/arch/riscv/sifive/u74/ |
| H A D | memory.json | 30 "BriefDescription": "UTLB miss"
|
| /openbmc/linux/drivers/gpu/drm/panfrost/ |
| H A D | panfrost_issues.h | 30 /* uTLB deadlock could occur when writing to an invalid page at the
31 * same time as access to a valid page in the same uTLB cache line ( ==
|
| /openbmc/linux/arch/sh/kernel/cpu/sh4a/ |
| H A D | perf_event.c | 69 * 0x0220 UTLB miss caused by instruction fetch
70 * 0x0222 UTLB miss caused by operand access
|
| /openbmc/linux/arch/sh/mm/ |
| H A D | tlb-pteaex.c | 64 * While SH-X2 extended TLB mode splits out the memory-mapped I/UTLB
|
| H A D | tlbflush_32.c | 131 * and will tear down all of the UTLB/ITLB mappings, including in __flush_tlb_global()
|
| H A D | tlb-debugfs.c | 154 debugfs_create_file("utlb", S_IRUSR, arch_debugfs_dir, in tlb_debugfs_init()
|
| /openbmc/linux/arch/mips/include/asm/sn/ |
| H A D | launch.h | 75 volatile char *bevutlb;/* Address of bev utlb ex handler */
|
| H A D | gda.h | 51 void **g_hooked_utlb;/* ptr to pda loc for utlb hndlr */
|
| /openbmc/linux/arch/powerpc/include/asm/nohash/32/ |
| H A D | pte-40x.h | 12 * first level to the shared TLB. These two TLBs are known as the UTLB
|
| /openbmc/linux/arch/microblaze/include/asm/ |
| H A D | mmu.h | 67 * known as the UTLB and ITLB, respectively.
|
| /openbmc/linux/arch/powerpc/include/asm/ |
| H A D | reg_a2.h | 41 #define MMUCR0_TLBSEL_U 0x00000000 /* TLBSEL = UTLB */
|
| /openbmc/linux/tools/perf/pmu-events/arch/x86/goldmont/ |
| H A D | pipeline.json | 263 … "BriefDescription": "Loads blocked because address in not in the UTLB (Precise event capable)",
267 …nts loads blocked because they are unable to find their physical address in the micro TLB (UTLB).",
|
| /openbmc/linux/tools/perf/pmu-events/arch/x86/goldmontplus/ |
| H A D | pipeline.json | 272 … "BriefDescription": "Loads blocked because address in not in the UTLB (Precise event capable)",
276 …nts loads blocked because they are unable to find their physical address in the micro TLB (UTLB).",
|
| /openbmc/linux/Documentation/devicetree/bindings/perf/ |
| H A D | riscv,pmu.yaml | 145 /* LL_READ_MISS -> UTLB miss */
|
| /openbmc/linux/arch/sh/kernel/cpu/sh4/ |
| H A D | perf_event.c | 41 * 0x03 UTLB miss
|
| H A D | sq.c | 205 * the kernel page table and discards the UTLB translation.
|
| /openbmc/linux/tools/perf/pmu-events/arch/x86/silvermont/ |
| H A D | cache.json | 92 "BriefDescription": "Loads missed UTLB",
95 "PublicDescription": "This event counts the number of load ops retired that had UTLB miss.",
|
| /openbmc/linux/arch/mips/include/asm/ |
| H A D | sgiarcs.h | 257 _PLONG utlbvect; /* XXX UTLB vector??? */
|