Home
last modified time | relevance | path

Searched full:r_ctrl (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/sound/soc/codecs/
H A Dda7213.h334 * DA7213_AUX_L/R_CTRL = 0x60/0x61,
336 * DA7213_MIXIN_L/R_CTRL = 0x65/0x66,
337 * DA7213_ADC_L/R_CTRL = 0x65/0x66,
338 * DA7213_DAC_L/R_CTRL = 0x69/0x6A,
339 * DA7213_HP_L/R_CTRL = 0x6B/0x6C,
347 * DA7213_AUX_L/R_CTRL = 0x60/0x61,
348 * DA7213_MIXIN_L/R_CTRL = 0x65/0x66,
349 * DA7213_ADC_L/R_CTRL = 0x65/0x66,
350 * DA7213_DAC_L/R_CTRL = 0x69/0x6A,
351 * DA7213_HP_L/R_CTRL = 0x6B/0x6C,
[all …]
/openbmc/qemu/hw/dma/
H A Dxlnx-zynq-devcfg.c73 /* mapping bits in R_LOCK to what they lock in R_CTRL */
202 val |= lock_ctrl_map[i] & s->regs[R_CTRL]; in r_ctrl_pre_write()
227 s->regs[R_CTRL] |= R_CTRL_PCAP_PR_MASK; in r_unlock_post_write()
228 s->regs[R_CTRL] |= R_CTRL_PCFG_AES_EN_MASK; in r_unlock_post_write()
232 s->regs[R_CTRL] &= ~R_CTRL_PCAP_PR_MASK; in r_unlock_post_write()
233 s->regs[R_CTRL] &= ~R_CTRL_PCFG_AES_EN_MASK; in r_unlock_post_write()
H A Dxlnx_csu_dma.c121 paused = !!(s->regs[R_CTRL] & R_CTRL_PAUSE_STRM_MASK); in xlnx_csu_dma_is_paused()
122 paused |= !!(s->regs[R_CTRL] & R_CTRL_PAUSE_MEM_MASK); in xlnx_csu_dma_is_paused()
134 return !!(s->regs[R_CTRL] & R_CTRL_AXI_BRST_TYPE_MASK); in xlnx_csu_dma_burst_is_fixed()
156 bswap = s->regs[R_CTRL] & R_CTRL_ENDIANNESS_MASK; in xlnx_csu_dma_data_process()
/openbmc/qemu/hw/char/
H A Dxilinx_uartlite.c41 #define R_CTRL 3 macro
78 irq = (s->regs[R_STATUS] & STATUS_IE) && (s->regs[R_CTRL] & CONTROL_IE); in uart_update_irq()
141 case R_CTRL: in uart_write()
H A Dibex_uart.c283 case R_CTRL: in ibex_uart_read()
366 case R_CTRL: in ibex_uart_write()
/openbmc/linux/drivers/net/ethernet/arc/
H A Demac_main.c65 reg = arc_reg_get(priv, R_CTRL); in arc_emac_adjust_link()
72 arc_reg_set(priv, R_CTRL, reg); in arc_emac_adjust_link()
490 arc_reg_set(priv, R_CTRL, in arc_emac_open()
498 arc_reg_or(priv, R_CTRL, EN_MASK); in arc_emac_open()
519 arc_reg_or(priv, R_CTRL, PROM_MASK); in arc_emac_set_rx_mode()
521 arc_reg_clr(priv, R_CTRL, PROM_MASK); in arc_emac_set_rx_mode()
630 arc_reg_clr(priv, R_CTRL, EN_MASK); in arc_emac_stop()
810 arc_reg_clr(priv, R_CTRL, EN_MASK); in arc_emac_restart()
840 arc_reg_or(priv, R_CTRL, EN_MASK); in arc_emac_restart()
H A Demac.h57 R_CTRL, enumerator
/openbmc/qemu/hw/timer/
H A Dibex_timer.c147 case R_CTRL: in ibex_timer_read()
194 case R_CTRL: in ibex_timer_write()
/openbmc/u-boot/doc/device-tree-bindings/input/
H A Dcros-ec-keyb.txt50 /* R_CTRL A D F */
/openbmc/linux/Documentation/devicetree/bindings/input/
H A Dgoogle,cros-ec-keyb.yaml112 /* R_CTRL A D F */
/openbmc/linux/drivers/isdn/hardware/mISDN/
H A Dhfc_multi.h66 u_char r_ctrl; member
296 #define R_CTRL 0x01 macro
483 /* R_CTRL */
1096 {"R_CTRL", 0x01},
H A Dhfcmulti.c575 HFC_outb(hc, R_CTRL, 0x4); /*was _io before*/ in readpcibridge()
587 /* restore R_CTRL for normal PCI read cycle speed */ in readpcibridge()
588 HFC_outb(hc, R_CTRL, 0x0); /* was _io before */ in readpcibridge()
1131 hc->hw.r_ctrl |= V_EXT_RAM; in init_chip()
1142 hc->hw.r_ctrl |= V_EXT_RAM; in init_chip()
1240 HFC_outb(hc, R_CTRL, hc->hw.r_ctrl); in init_chip()