| /openbmc/linux/Documentation/devicetree/bindings/pci/ |
| H A D | mediatek-pcie.txt | 109 phys = <&pcie0_phy PHY_TYPE_PCIE>, <&pcie1_phy PHY_TYPE_PCIE>,
110 <&pcie2_phy PHY_TYPE_PCIE>;
163 phys = <&u3port1 PHY_TYPE_PCIE>;
195 phys = <&u3port0 PHY_TYPE_PCIE>;
|
| H A D | hisilicon-histb-pcie.txt | 67 phys = <&combphy1 PHY_TYPE_PCIE>;
|
| /openbmc/linux/arch/arm64/boot/dts/ti/ |
| H A D | k3-am6548-iot2050-advanced-m2.dts | 98 phys = <&serdes0 PHY_TYPE_PCIE 1>, <&serdes1 PHY_TYPE_PCIE 1>;
|
| H A D | k3-j721e-common-proc-board.dts | 877 cdns,phy-type = <PHY_TYPE_PCIE>;
890 cdns,phy-type = <PHY_TYPE_PCIE>;
903 cdns,phy-type = <PHY_TYPE_PCIE>;
|
| H A D | k3-j7200-common-proc-board.dts | 371 cdns,phy-type = <PHY_TYPE_PCIE>;
|
| H A D | k3-j721e-beagleboneai64.dts | 838 cdns,phy-type = <PHY_TYPE_PCIE>;
848 cdns,phy-type = <PHY_TYPE_PCIE>;
|
| H A D | k3-j721e-sk.dts | 908 cdns,phy-type = <PHY_TYPE_PCIE>;
918 cdns,phy-type = <PHY_TYPE_PCIE>;
|
| /openbmc/linux/Documentation/devicetree/bindings/phy/ |
| H A D | phy-cadence-sierra.yaml | 156 cdns,phy-type = <PHY_TYPE_PCIE>;
163 cdns,phy-type = <PHY_TYPE_PCIE>;
|
| H A D | amlogic,meson-axg-pcie.yaml | 49 phys = <&mipi_analog_phy PHY_TYPE_PCIE>;
|
| H A D | xlnx,zynqmp-psgtr.yaml | 29 - PHY_TYPE_PCIE
|
| H A D | intel,combo-phy.yaml | 107 intel,phy-mode = <PHY_TYPE_PCIE>;
|
| H A D | phy-cadence-torrent.yaml | 197 cdns,phy-type = <PHY_TYPE_PCIE>;
|
| H A D | mediatek,tphy.yaml | 165 - PHY_TYPE_PCIE
|
| /openbmc/linux/drivers/phy/rockchip/ |
| H A D | phy-rockchip-naneng-combphy.c | 201 case PHY_TYPE_PCIE: in rockchip_combphy_init()
388 case PHY_TYPE_PCIE: in rk3568_combphy_cfg()
493 if (priv->type == PHY_TYPE_PCIE) { in rk3568_combphy_cfg()
523 if (priv->type == PHY_TYPE_PCIE && rate == REF_CLOCK_100MHz) { in rk3568_combphy_cfg()
594 case PHY_TYPE_PCIE: in rk3588_combphy_cfg()
685 if (priv->type == PHY_TYPE_PCIE) { in rk3588_combphy_cfg()
713 if (priv->type == PHY_TYPE_PCIE && rate == REF_CLOCK_100MHz) { in rk3588_combphy_cfg()
|
| /openbmc/linux/drivers/phy/mediatek/ |
| H A D | phy-mtk-tphy.c | 650 case PHY_TYPE_PCIE: in phy_type_show()
679 case PHY_TYPE_PCIE: in phy_debugfs_init()
1078 case PHY_TYPE_PCIE: in phy_v1_banks_init()
1106 case PHY_TYPE_PCIE: in phy_v2_banks_init()
1223 case PHY_TYPE_PCIE: in phy_type_set()
1279 case PHY_TYPE_PCIE: in phy_efuse_get()
1335 case PHY_TYPE_PCIE: in phy_efuse_set()
1375 case PHY_TYPE_PCIE: in mtk_phy_init()
1401 } else if (instance->type == PHY_TYPE_PCIE) { in mtk_phy_power_on()
1415 else if (instance->type == PHY_TYPE_PCIE) in mtk_phy_power_off()
[all …]
|
| /openbmc/u-boot/include/dt-bindings/phy/ |
| H A D | phy.h | 15 #define PHY_TYPE_PCIE 2 macro
|
| /openbmc/linux/include/dt-bindings/phy/ |
| H A D | phy.h | 15 #define PHY_TYPE_PCIE 2 macro
|
| /openbmc/linux/drivers/phy/st/ |
| H A D | phy-miphy28lp.c | 379 if (miphy_phy->type == PHY_TYPE_PCIE) { in miphy28lp_set_reset()
509 if (miphy_phy->type == PHY_TYPE_PCIE) in miphy28lp_compensation()
519 if (miphy_phy->type == PHY_TYPE_PCIE) in miphy28lp_compensation()
1031 case PHY_TYPE_PCIE: in miphy28lp_init()
1054 (miphy_phy->type != PHY_TYPE_PCIE) && in miphy28lp_get_addr()
1065 if ((miphy_phy->type == PHY_TYPE_PCIE) || in miphy28lp_get_addr()
|
| /openbmc/linux/drivers/phy/hisilicon/ |
| H A D | phy-histb-combphy.c | 92 case PHY_TYPE_PCIE: in histb_combphy_set_mode()
|
| /openbmc/linux/arch/arm/boot/dts/mediatek/ |
| H A D | mt7623.dtsi | 778 phys = <&pcie0_port PHY_TYPE_PCIE>,
779 <&pcie1_port PHY_TYPE_PCIE>,
780 <&u3port1 PHY_TYPE_PCIE>;
|
| H A D | mt7629.dtsi | 393 phys = <&pcieport1 PHY_TYPE_PCIE>;
|
| /openbmc/linux/drivers/phy/amlogic/ |
| H A D | phy-meson-g12a-usb3-pcie.c | 365 if (mode != PHY_TYPE_USB3 && mode != PHY_TYPE_PCIE) { in phy_g12a_usb3_pcie_xlate()
|
| /openbmc/linux/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3588.dtsi | 216 phys = <&combphy1_ps PHY_TYPE_PCIE>;
|
| /openbmc/linux/drivers/phy/intel/ |
| H A D | phy-intel-lgm-combo.c | 476 case PHY_TYPE_PCIE: in intel_cbphy_fwnode_parse()
|
| /openbmc/linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt2712e.dtsi | 937 phys = <&u3port1 PHY_TYPE_PCIE>;
969 phys = <&u3port0 PHY_TYPE_PCIE>;
|