Home
last modified time | relevance | path

Searched full:mx8qm (Results 1 – 25 of 30) sorted by relevance

12

/openbmc/linux/drivers/gpu/drm/bridge/imx/
H A DKconfig7 tristate "Freescale i.MX8QM LVDS display bridge"
14 Freescale i.MX8qm processor. Official name of LDB is pixel mapper.
27 tristate "Freescale i.MX8QM/QXP pixel combiner"
33 Freescale i.MX8qm/qxp processors.
36 tristate "Freescale i.MX8QM/QXP display pixel link"
42 Freescale i.MX8qm/qxp processors.
H A Dimx8qxp-pixel-combiner.c445 MODULE_DESCRIPTION("i.MX8QM/QXP pixel combiner bridge driver");
H A Dimx8qm-ldb.c583 MODULE_DESCRIPTION("i.MX8QM LVDS Display Bridge(LDB)/Pixel Mapper bridge driver");
/openbmc/linux/Documentation/devicetree/bindings/display/bridge/
H A Dfsl,imx8qxp-ldb.yaml7 title: Freescale i.MX8qm/qxp LVDS Display Bridge
13 The Freescale i.MX8qm/qxp LVDS Display Bridge(LDB) has two channels.
15 The i.MX8qm/qxp LDB is controlled by Control and Status Registers(CSR) module.
27 For i.MX8qm LDB, each channel additionally supports up to 30bpp parallel
33 A side note is that i.MX8qm/qxp LDB is officially called pixel mapper in
H A Dfsl,imx8qxp-pixel-link.yaml7 title: Freescale i.MX8qm/qxp Display Pixel Link
13 The Freescale i.MX8qm/qxp Display Pixel Link(DPL) forms a standard
21 The i.MX8qm/qxp Display Pixel Link is accessed via System Controller Unit(SCU)
H A Dfsl,imx8qxp-pixel-combiner.yaml7 title: Freescale i.MX8qm/qxp Pixel Combiner
13 The Freescale i.MX8qm/qxp Pixel Combiner takes two output streams from a
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dfsl,imx8qm-lvds-phy.yaml7 title: Mixel LVDS PHY for Freescale i.MX8qm SoC
13 The Mixel LVDS PHY IP block is found on Freescale i.MX8qm SoC.
23 The Mixel LVDS PHY found on Freescale i.MX8qm SoC is controlled
/openbmc/linux/drivers/firmware/imx/
H A DKconfig8 DSP exists on some i.MX8 processors (e.g i.MX8QM, i.MX8QXP).
20 resource management. It exists on some i.MX8 processors. e.g. i.MX8QM
H A Dimx-scu-soc.c85 return "i.MX8QM"; in imx_scu_soc_name()
/openbmc/linux/Documentation/devicetree/bindings/mfd/
H A Dfsl,imx8qxp-csr.yaml7 title: Freescale i.MX8qm/qxp Control and Status Registers Module
13 As a system controller, the Freescale i.MX8qm/qxp Control and Status
/openbmc/linux/Documentation/devicetree/bindings/media/
H A Damphion,vpu.yaml53 separately. NXP i.MX8QM SoC has one decoder and two encoder, i.MX8QXP SoC
110 # Device node example for i.MX8QM platform:
/openbmc/linux/Documentation/devicetree/bindings/bus/
H A Dfsl,imx8qxp-pixel-link-msi-bus.yaml24 Peripherals in i.MX8qm/qxp imaging, LVDS, MIPI DSI and HDMI TX subsystems,
28 The i.MX System Controller Firmware (SCFW) owns and uses the i.MX8qm/qxp
/openbmc/linux/drivers/phy/freescale/
H A DKconfig18 on NXP's i.MX8qm SoC.
/openbmc/linux/Documentation/devicetree/bindings/pwm/
H A Dpwm-fsl-ftm.txt22 - "fsl,imx8qm-ftm-pwm" for PWM compatible with the one integrated on i.MX8QM
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dimx8qm-mek.dts12 model = "Freescale i.MX8QM MEK";
/openbmc/linux/drivers/media/platform/nxp/imx-jpeg/
H A Dmxc-jpeg.h3 * i.MX8QXP/i.MX8QM JPEG encoder/decoder v4l2 driver
H A Dmxc-jpeg-hw.h3 * i.MX8QXP/i.MX8QM JPEG encoder/decoder v4l2 driver
H A Dmxc-jpeg-hw.c3 * i.MX8QXP/i.MX8QM JPEG encoder/decoder v4l2 driver
/openbmc/linux/drivers/net/can/flexcan/
H A Dflexcan.h30 * MX8QM FlexCAN3 03.00.23.00 yes yes no no yes yes 64
/openbmc/linux/Documentation/devicetree/bindings/firmware/
H A Dfsl,scu.yaml15 resource management. It exists on some i.MX8 processors. e.g. i.MX8QM
/openbmc/linux/drivers/pinctrl/freescale/
H A Dpinctrl-imx8qm.c333 MODULE_DESCRIPTION("NXP i.MX8QM pinctrl driver");
/openbmc/linux/drivers/remoteproc/
H A Dimx_dsp_rproc.c279 /* Specific configuration for i.MX8QM */
951 * On i.MX8QM and i.MX8QXP there is multiple power domains
1034 * For i.MX8QXP and i.MX8QM, DSP should be started and stopped by System
/openbmc/linux/sound/soc/fsl/
H A Dfsl_mqs.c200 * But in i.MX8QM/i.MX8QXP the control register is moved in fsl_mqs_probe()
H A Dfsl_asrc.c77 * i.MX8QM/i.MX8QXP uses the same map for input and output.
78 * clk_map_imx8qm[0] is for i.MX8QM asrc0
79 * clk_map_imx8qm[1] is for i.MX8QM asrc1
/openbmc/linux/Documentation/devicetree/bindings/arm/
H A Dfsl.yaml1165 - description: i.MX8QM based Boards
1168 - fsl,imx8qm-mek # i.MX8QM MEK Board
1173 - description: i.MX8QM Boards with Toradex Apalis iMX8 Modules
1181 - description: i.MX8QM Boards with Toradex Apalis iMX8 V1.1 Modules

12